




Multi-purpose to purpose-built Al compute from cloud to device

### **MAINSTREAM**

inside































All products, computer systems, dates, and figures are preliminary based on current expectations, and are subject to change without notice.

# OPENVINO<sup>™</sup> TOOLKIT

Cross-Platform Tool to Accelerate Computer Vision & Deep Learning Inference Performance



**Traditional Computer Vision Tools & Libraries Optimized Libraries Photography** OpenCV\* OpenVX\* **Vision Code Samples** For Intel® CPU & CPU with integrated graphics Increase Media/Video/Graphics Performance OpenCL™ Intel® Media SDK **Drivers & Runtimes** Open Source version For CPU with integrated graphics Optimize Intel® FPGA **FPGA RunTime Environment Bitstreams** (from Intel® FPGA SDK for OpenCL™) FPGA - Linux\* only

Intel® Architecture-Based Platforms Support















OS Support CentOS\* 7.4 (64 bit) Ubuntu\* 16.04.3 LTS (64 bit) Microsoft Windows\* 10 (64 bit) Yocto Project\* version Poky Jethro v2.0.3 (64 bit) OpenVX and the OpenVX logo are trademarks of the Khronos Group Inc.

OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission by Khronos

All products, computer systems, dates, and figures are preliminary based on current expectations, and are subject to change without notice.




### Take Full Advantage of the Power of Intel® Architecture for Deep Learning

### **Model Optimizer**

- What it is: Preparation step -> imports trained models
- Why important: Optimizes for performance/space with conservative topology transformations; biggest boost is from conversion to data types matching hardware.

#### **Inference Engine**

- What it is: High-level inference API
- Why important: Interface is implemented as dynamically loaded plugins for each hardware type. Delivers best performance for each type without requiring users to implement and maintain multiple code pathways.



**CPU Plugin** Inference OpenCL" **GPU Plugin Engine** Extendibility Common API OpenCL/TBD (C++)**FPGA Plugin** Optimized cross-Extendibility TBD platform inference Myriad Plugin

> OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission by Khronos


C++


GPU = Intel CPU with integrated graphics processing unit/Intel® Processor Graphics All products, computer systems, dates, and figures are preliminary based on current expectations, and are subject to change without notice.


### FPGA ARCHITECTURE


- Massive Parallelism
  - Millions of logic elements
  - Thousands of embedded memory blocks
  - Thousands of Variable Precision DSP blocks
  - Programmable routing
  - Dozens of High-speed transceivers
  - Various built-in hardened IP
- FPGA Advantages
  - Custom hardware!
  - Efficient processing
  - Low power
  - Ability to reconfigure
  - Fast time-to-market











Programmable Routing Switch

Logic Modules Intel® FPGA PORTFOLIO OPTIONS

Features Cyclone 10 • 6 – 120 KLE

**Low Cost** 

GX

#### Cyclone 10

- 85 220 KLE
- 12.5-Gbps SERDES
- 11 Mb embedded memory
- DDR3/L memory controllers
- PCIe Gen2 x4
- Hard FP DSP
- Nios II soft CPU
- 284 user I/O

**Mid Range** 

#### High End

#### Stratix 10

- Arria<sup>®</sup> 10
- 160 1,150 KLE
- 25-Gbps SERDES
- 53 Mb embedded memory
- DDR4 memory controllers
- PCle Gen3 x8 (4)
- Hard FP DSP
- ARM HPS or Nios II soft CPU
- 768 user I/O

- 378 5,510 KLE
- GHz core fabric
- 28/56-Gbps SERDES
- 137 Mb embedded memory
- DDR4 memory
- PCIe Gen3 x16 (6)
- HBM DRAM
- Hard FP DSP
- ARM HPS or Nios II soft CPU
- 1,640 user I/O



- 2 50 KLE
- Non Volatile
- Dual Config
- Analog hard IP
- DDR3 memory
- Nios II soft CPU

#### 25 – 300 KLE

- 25 300 KLE
- 3/6-Gbps SERDES

Cyclone V

- 12 Mb embedded memory
- DDR3/L memory
- PCle Gen2 x4
- ARM HPS or Nios® II soft CPU
- 560 user I/O

#### **Performance**


528 user I/O

Nios II \* soft CPU

### Why Intel® FPGAs for Machine Learning?


#### **Convolutional Neural Networks are Compute Intensive**







Fine-grained & low latency between compute and memory




Feature	Benefit
Highly parallel architecture	Facilitates efficient low-batch video stream processing and reduces latency
Configurable Distributed Floating Point DSP Blocks	FP32 9Tflops, FP16, FP11 Accelerates computation by tuning compute performance
Tightly coupled high-bandwidth memory	>50TB/s on chip SRAM bandwidth, random access, reduces latency, minimizes external memory access
Programmable Data Path	Reduces unnecessary data movement, improving latency and efficiency
Configurability	Support for variable precision (trade- off throughput and accuracy). Future proof designs, and system connectivity

PROGRAMMABLE SOLUTIONS GROUP | Intel® Confidential


# INTEL® FPGA DLA SUITE

Enables transparent functional calling from high layer software to pre-compiled FPGA DL accelerators





### SUPPORT FOR DIFFERENT TOPOLOGIES

Tradeoff between features and performance



### INTEL® FPGA DEEP LEARNING ACCELERATION SUITE





# TARGET HW CARD

Intel® FPGA DLA Suite is compatible to Intel® programmable acceleration platforms & the OpenCL compiler for Intel® FPGA




Intel<sup>®</sup> Arria<sup>®</sup>10 GX Development Kit




Intel<sup>®</sup> HDDL-F (Pyramid Lake)



**AVAILABLE NOW** 



**COMING SOON** 




### **EVOLVING DEEP LEARNING REQUIREMENTS**

2017

GoogLeNet

**Convolutional Neural Network (CNN)** 



**Floating Point** 










2018



**Recurrent Neural Network (RNN)** 



**Floating Point** 







# PEAK Performance

With FPGA's flexibility in data processing precision, it offers extreme high performance and efficiency

#### Improved Throughput -> Custom data types



#### Smaller foot print → "persistent" DNNs



FPGAs are great for custom low precisions (e.g., MS-FP9, INT2, INT1)

products. For more complete information visit http://www.intel.com/performance, Copyright © 2017, Intel Corporation

Softwa

# HOW LOW BIT YOU CAN GO


### Intel researching on WRPN


### On Convolutional Neural Networks (CNNs) for images (ImageNet)



### Wide Reduced-Precision Networks (WRPN) https://arxiv.org/pdf/1704.03079.pdf

- Helps recover low precision classification accuracy loss
- Widen network by increasing the number of filters





3 years ago: 32bit training and ~16 bit inference were the norm. Now: 16bit training and 8bit inference + promising evidence on sub 8bit.

### **EVOLVING PRECISION FOR AI**

- Intel FPGAs enable exploration of precision, topology and accuracy tradeoffs
- Example of gaining 4X performance with the same FPGA while maintaining accuracy

		ResNet-34 1x Wide		ResNet-34 2x Wide		ResNet-34 3x Wide	
Activation	Weight	Eq TOPS	Top-1 Acc	Eq TOPS	Top-1 Acc	Eq TOPS	Top-1 Acc
FP32	FP32	7	0.7359	NR	NR	NR	NR
8-bit	8-bit		0.7093	2	NR	1	NR
8-bit	Ternary	43	0.6919	11	NR	5	NR
8-bit	Binary	52	NR	13	NR	6	NR
4-bit	4-bit	18	0.7033	5	0.7453	2	NR
3-bit	3-bit	51	NR	13		6	NR
2-bit	2-bit	85	0.6793	21	0.7332	9	NR
2-bit	Ternary	98	0.6793	25	0.7332	11	NR
1-bit	1-bit	267	0.6054	67	0.6985	30	0.7238

#### Throughput and Accuracy for various PE configurations on ResNet Topologies


Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit <a href="http://www.intel.com/performance">http://www.intel.com/performance</a>. Copyright © 2017, Intel Corporation

### **EVOLVING TO MEMORY BOUND WORKLOADS**

- Intel® FPGAs are estimated to accelerate
   DeepSpeech by greater than 6.5X compared to
   the P4 GPU with an RNN optimized core
- Intel® Stratix 10 MX can further reduce latency by directly ingesting the speech signal
- Intel Stratix 10 MX offers 512GBps bandwidth via multiple independent HBM channels

Stream Length	P4 (measured) (32 bit)	Intel Stratix® 10 MX (estimated*) (16 bit)	Intel® Stratix® 10 MX (estimated*) (8 bit)
1s	0.3s	0.047s	24.1ms
10s	5.22s	0.464s	226.8ms
20s	6s	0.928s	452.1ms
40s	11.76s	1.855s	902.6ms

#### Mozilla DeepSpeech topology implementation



Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit <a href="https://www.intel.com/performance">http://www.intel.com/performance</a>. Copyright © 2017, Intel Corporation



### **USE CASE 1: SEARCH**

#### **Solution Search**

Looking for a quick path to deploy and accelerate instant reverse image searches of products for retail convenience

### **OPENVINO TOOLKIT**

Accelerating workloads, enabling deep learning capabilities for smarter and faster ways to transform data for competitive edge

### ACCELERATION STACK FOR INTEL® XEON® CPU WITH FPGAS

Abstracting programming complexity and maximizing ease of use by hot-swapping accelerators and enabling application portability for Intel FPGA based acceleration solutions

#### **Solution Success**

Intel FPGAs offered real-time AI inferencing using OpenVINO Toolkit. This enabled engineers to map neural networks to FPGA, accelerating image searches with increased throughput and lower latency, all without the need for FPGA programming experience



#### INTEL PROGRAMMABLE ACCELERATION CARD WITH INTEL® ARRIA® 10

Deployment ready PCIebased card with versatile built-in multifunction acceleration capabilities with low-power dissipation and low-profile form factor

**REAL-TIME AI OPTIMIZED FOR PERFORMANCE, POWER AND COST** 



### **USE CASE 2: MICROSOFT'S AI FOR EARTH**

MSFT leverages the multimode capabilities of Intel FPGAs to push through the memory wall to maximize performance

Project Brainwave with Intel® Stratix® 10 gives
Performance/\$ → only \$42 of compute\*

\*Microsoft's Blog




Land cover mapping for the whole US

### 10+ minutes




Per-chip performance <u>increases</u> when scaled





### OPENVINO TOOLKIT FOR INTEL FPGAS



### AN ALL-IN-ONE SOLUTION TO EASILY HARNESS THE BENEFITS OF FPGAS

- Enables developers and data scientists to take their prototype application to production
- Drives power, cost and development efficiencies
- Utilize API-based & direct coding to maximize performance
- Deeper customization capabilities coming soon

Free Download >

software.intel.com/openvino-toolkit




### DEEP LEARNING DEPLOYMENT TOOLKIT

#### **Model Optimizer**


- Imports trained models from popular deep learning frameworks regardless of training hardware
- Enhances model for improved execution, storage & transmission

#### **Inference Engine**

- Optimizes Inference execution for target hardware (computational graph analysis, scheduling, model compression, quantization)
- Enables seamless integration with application logic
- Delivers embedded friendly Inference solution



Ease of use + Embedded friendly + Extra performance boost



Compiles a graph into a format that can be handled by DLA

Contains graph analysis and transformation passes

#### **Analysis:**

- Slice Analysis
- Scheduling
- Addressing
- Slice Offsets

#### **Transformation Passes:**

- Eltwise Pass
- Eltwise Conv Merging Pass
- Slice Pass
- Destride Pass
- Global Average Pool Pass
- Pool Concat Pass
- Constant Propagation
- Fusion Pass
- FC to Convolution Pass
- Identity Insertion Passes
- Etc.

# APPLYING DEVICE AFFINITIES TO LAYERS: AUTOMATICALLY, USING THE FALLBACK *POLICY* 1

\$ object\_detection\_sample\_ssd -d HETERO:FPGA,CPU -m ssd.xml -i snake.bmp

All IE samples support that

You can load CPU and GPU extensions as usual ("-l" and "-c")

Regular "-pc" (perf counters) works and gives nice per-subgraph statistics

The "priorities" just defines a greedy behavior

- Keeps all layers that can be executed on the device (FPGA)
- Carefully <u>respecting the topological and other limitations</u>

### APPLYING DEVICE AFFINITIES TO LAYERS: AUTOMATICALLY, USING THE FALLBACK POLICY 2

```
HeteroPluginPtr plugin(make plugin name("HeteroPlugin"));
CNNNetReader reader;
reader.ReadNetwork("Model.xml");
reader.ReadWeights("Model.bin");
CNNNetwork network = reader.getNetwork();
plugin->SetConfig({ { "TARGET FALLBACK", "FPGA,CPU"} });
plugin->LoadNetwork(exeNetwork, network, {}, &response);
```

### APPLYING DEVICE AFFINITIES TO LAYERS: EXPLICIT, USING THE API


```
HeteroPluginPtr plugin(make_plugin_name("HeteroPlugin"));
CNNNetReader reader;
reader.ReadNetwork("Model.xml");
reader.ReadWeights("Model.bin");
CNNNetwork network = reader.getNetwork();
plugin->SetAffinity(network,{}, &response);
auto network = netBuilder.getNetwork();
       auto it = network.begin();
       while (it != network.end()) {
           CNNLayer::Ptr layer = *it++;
           layer->affinity = "FPGA";
           if (layer->name == "conv1") | layer->kernel_size >= 15) {
                layer->affinity = "CPU";
 status = plugin_ptr->LoadNetwork(ie_net.getNetwork(), &dsc);
  PROGRAMMABLE SOLUTIONS GROUP | Intel® Confidential
```

# LIVE DEMO / VIDEO


```
root@localhost ~]# aocl program acl0 /opt/intel/computer vision sdk/a10 dcp bitstreams/2-0-1 RC FP11 ResNet50-101.aocx
aocl program: Running program from /root/inteldevstack/a\overline{10} gx pac ias \overline{1} pv/opencl/opencl bsp/\overline{10}nux6\overline{4}/libexec
Program succeed.
root@localhost ~]# LD PRELOAD=/root/inteldevstack/a10 gx pac ias 1 1 pv/opencl/opencl bsp/linux64/lib/libintel opae mmd.so /opt/intel/computer vision sdk/deployment tools/inference engine/samples/build/intel64/
Release/interactive face detection sample -m=/opt/intel/computer vision sdk/deployment tools/intel models/face-detection-retail-0004/FP32/face-detection-retail-0004.xml -m ag=/opt/intel/computer vision sdk/deployment
ment tools/intel models/age-gender-recognition-retail-0013/FP32/age-gender-recognition-retail-0013.xml -m hp=/opt/intel/computer vision sdk/deployment tools/intel models/head-pose-estimation-adas-0001/FP32/head
                                                        vision_sdh/deptayment_tools/intel_models/emotions-recognition-retail-0003/FP32/emotions-recognition-retail-0003.xml_-i /root/Videos/obama.mp4_-d HETERO:FP
       d ag HETERO:FPGA,CPU -d em HETERO:FPGA,CPU -d hp HETERO:FPGA,CPU -pc -n ag=6 -n em=6
nferen eEngine:
       API version ...... 1.2
       Build ..... 13911
 INFO | Parsing input parameters
 INFO 1 Reading input
 INFO | Loading plugin HETERO: FPGA, CPU
       API version ..... 1.2
       Build ..... heteroPlugin
       Description ..... heteroPlugin
 INFO | Loading network files for Face Detection
 INFO ] Batch size is set to 1
 INFO ] Checking Face Detection inputs
 INFO ] Checking Face Detection outputs
 INFO ] Loading Face Detection model to the HETERO:FPGA,CPU plugin
 INFO ] Loading network files for AgeGender
 INFO ] Batch size is set to 6 for Age Gender
 INFO ] Checking Age Gender inputs
 INFO ] Checking Age Gender outputs
 INFO ] Age layer: age conv3
 INFO ] Gender layer: prob
 INFO ] Loading Age Gender model to the HETERO:FPGA,CPU plugin
 INFO | Loading network files for Head Pose detection
 INFO | Batch size is set to 16 for Head Pose Network
 INFO ] Checking Head Pose Network inputs
 INFO ] Checking Head Pose network outputs
 INFO | Loading Head Pose model to the HETERO:FPGA,CPU plugin
 INFO | Loading network files for Emotions recognition
 INFO | Batch size is set to 6 for Emotions recognition
 INFO 1 Checking Emotions Recognition inputs
```

7-Others III I would be seen the property of t	Lavia w Torna a v	700	A F 0	Towns Towns
zsubgraph1: 2. input transf EXECUTED	layerType:	realTime: 299	cpu: 0	execType:
subgraph1: 3. FPGA execute EXECUTED	layer <u>Type</u> :	realTime: 2103	cpu: 0	execType:
subgraph1: 4. output trans EXECUTED	layerType:	realTime: 62	cpu: 0	execType:
subgraph1: 5. FPGA output EXECUTED	layerType:	realTime: 23	cpu: 23	execType:
subgraph1: 6. softmax/copy EXECUTED	layerType:	realTime: 27	cpu: 27	execType:
subgraph2: Scale1/Mul_/Fus NOT_RUN	layerType: Input	realTime: 0	cpu: 0	execType: unknown
subgraph2: detection_out	layerType: DetectionOutpu	t realTime: 453	cpu: 453	execType: unknown
subgraph2: fc7 mbox conf NOT RUN	layerType: Input	realTime: 0	cpu: 0	execType: unknown
subgraph2: fc7 mbox conf flat NOT RUN	layerType: Flatten	realTime: 0	cpu: 0	execType: unknown
subgraph2: fc7 mbox conf perm EXECUTED	layerType: Permute	realTime: 39	cpu: 39	execType: unknown
subgraph2: fc7 mbox loc NOT RUN	layerType: Input	realTime: 0	cpu: 0	execType: unknown
subgraph2: fc7 mbox loc flat NOT RUN	layerType: Flatten	realTime: 0	cpu: 0	execType: unknown
subgraph2: fc7 mbox loc perm EXECUTED	layerType: Permute	realTime: 62	cpu: 62	execType: unknown
subgraph2: fc7 mbox priorbox NOT RUN	layerType: PriorBoxCluste		cpu: 0	execType: unknown
subgraph2: mbox conf flatten NOT RUN	layerType: Flatten	realTime: 0	cpu: 0	execType: unknown
subgraph2: mbox conf reshape NOT RUN	layerType: Reshape	realTime: 0	cpu: 0	execType: unknown
subgraph2: mbox conf softmax EXECUTED	layerType: SoftMax	realTime: 100	cpu: 100	execType: ref any
subgraph2: out detection out NOT RUN	layerType: Output	realTime: 0	cpu: 0	execType: unknown
Total time: 3646 microseconds	tayer type: output	rederime.	сра. о	exectype. unknown
[ INFO ] Performance counts for Age Gen	dor			
[ INFO ] Ferrormance counts for Age Gen	uei			
subgraphly 1 input propre EVECUTED	lavorTypo	realTime: 722	cpu: 722	evecType.
subgraph1: 1. input prepro EXECUTED	layerType:			execType:
subgraph1: 2. input transf EXECUTED	layerType:	realTime: 408	cpu: 0	execType:
subgraph1: 3. FPGA execute EXECUTED	layerType:	realTime: 2812	cpu: 0	execType:
syngraph1: 4. output trans EXECUTED	layerType:	realTime: 27	cpu: 0	execType:
subgraph1: 5. FPGA output EXECUTED	layer <u>Type</u> :	realTime: 1	cpu: 1	execType:
subgraph1: 6. softmax/copy EXECUTED	layerType:	realTime: 17	cpu: 17	execType:
subgraph2: out_prob NOT_RUN	layerType: Output	realTime: 0	cpu: 0	execType: unknown
subgraph2: prob EXECUTED	layerType: SoftMax	realTime: 6	cpu: 6	execType: ref_any
Total time: 3993 microseconds				
[ INFO ] Performance counts for Head Po	se			
subgraph1: 1. input prepro EXECUTED	layerType:	realTime: 918	cpu: 918	execType:
subgraph1: 2. input transf EXECUTED	layerType:	realTime: 592	cpu: 0	execType:
subgraph1: 3. FPGA execute EXECUTED	layerType:	realTime: 6561	cpu: 0	execType:
subgraph1: 4. output trans EXECUTED	layerType:	realTime: 62	cpu: 0	execType:
subgraph1: 5. FPGA output EXECUTED	layerType:	realTime: 9	cpu: 9	execType:
subgraph1: 6. softmax/copy EXECUTED	layerType:	realTime: 57	cpu: 57	execType:
Total time: 8199 microseconds	23/51//			checi, per
THEO I D. C. P. L.				

# VTune, FPGA is coming!



### CPU + FPGA ACCELERATE AI APPLICATIONS



¹Depending on workload, quality/resolution for FP16 may be marginally impacted. A performance/quality tradeoff from FP32 to FP16 can affect accuracy; customers are encouraged to experiment to find what works best for their situation. Performance results are based on testing as of June 13, 2018 and may not reflect all publicly available security updates. See configuration disclosure for details. No product can be absolutely secure. For more complete information about performance and benchmark results, visit <a href="https://www.intel.com/benchmarks">www.intel.com/benchmarks</a>. Configuration: Testing by Intel as of June 13, 2018. Intel® Core™ i7-6700K CPU @ 2.90GHz fixed, GPU GT2 @ 1.00GHz fixed Internal ONLY testing, Test v3.15.21 – Ubuntu\* 16.04, OpenVINO 2018 RC4, Intel® Arria® 10 FPGA 1150GX. Tests were based on various parameters such as model used (these are public), batch size, and other factors. Different models can be accelerated with different Intel hardware solutions, yet use the same Intel software tools.

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice revision #20110804



### **SUMMARY**

- OpenVINO™ Toolkit is free to download and enables you to deploy on Intel FPGAs directly from TensorFlow or Caffe
- Intel's FPGA architecture is a versatile choice for deep learning applications

### **INTEL FPGAS ENABLE**

First to market to accelerate evolving AI workloads

Flexible system level functionality for key Al system requirements

### **RESOURCES**



Intel FPGA Training

https://www.altera.com/support/training/catalog.html



Download ► Free OPENVINO™ toolkit

Get started quickly with:

- Find out more online at <u>www.intel.com/ai</u> and Intel FPGA <u>website</u>
- Developer resources
- Intel Tech.Decoded online webinars, tool how-tos & quick tips
- Hands-on in-person events

#### Support

Connect with Intel engineers & AI experts via the public <u>Community Forum</u>



intel