



UNIVERSITY OF LEEDS

**ELEC5566M
Mini Project**

DE1-SoC Oscilloscope

Alexander Bolton - 200938078
Haider Shafiq - 201207577

May 2019

Submitted in accordance with the requirements for the degree of
Master of Science in Embedded Systems Engineering

The University of Leeds
School of Electronic and Electrical Engineering

Contents

1	Introduction	3
2	VGA	4
3	ADC	6
4	Seven Segment Display	7
5	Controls	8
6	Measurement	10
7	Problems Encountered	11
8	Conclusion	12
9	Appendix	13
9.1	Appendix A - VGA Timing Specifications	13
9.2	Appendix B - Number Split Module	14
9.3	Appendix C - Generate Seven Segment Output Module	15
9.4	Appendix D - Top Level RTL View	16
9.5	Appendix E - Slower Clock RTL View	17
9.6	Appendix F - VGA Top Level RTL View	17
9.7	Appendix G - VGA HSync RTL View	18
9.8	Appendix H - VGA VSync RTL View	18
9.9	Appendix I - Measurement RTL View	19
9.10	Appendix J - Seven Segment Display RTL View	20
9.11	Appendix K - Sampler RTL View	21
9.12	Appendix L - Top Level Module Code	22
9.13	Appendix M - VGA Top Level Module Code	25
9.14	Appendix N - Seven Segment Display Code	30
9.15	Appendix O - Sampler Code	32
9.16	Appendix P - Controls Module Code	33
9.17	Appendix Q - Counter Module Code	37
9.18	Appendix R - Measure Module Code	38
9.19	Appendix S - VGA Module Original Team Code	39
	References	42

1 Introduction

This report shall discuss the group project for the FPGA Design for System-on-Chip module. The group consisted of Alexander Bolton, and Haider Shafiq. The project chosen was to design and develop a multi-channel oscilloscope on the DE1-SoC. The aim of this project was to take multiple input signals from a signal generator, and display them accurately on a separate monitor, via the VGA port of the DE1-SoC.

The report shall cover the various parts of this project, and how they were then tested, as well as why they were needed. In chapter 2 the design of the VGA driver will be discussed, as well as the challenges presented with its development. The VGA port was used to output the waves to a separate monitor such that they can then be analysed. Chapter 3 shall discuss the development of the ADC module. The ADC used was the one on-board the DE1-SoC. This ADC has 10 pins, a ground pin a voltage pin, and 8 pins which can act as separate channels. The data from the ADC shall be displayed on the VGA, and they will be waves will be seen on the monitor. Multiples signals will be given to the ADC via a signal generator, and the waves will be displayed on a separate monitor, via the VGA.

In chapter 4 the design of the seven-segment display will be discussed. The seven-segment display will provide the user with the information of the waves on the screen, such as the voltage of the wave. This will be measured by the cursors on the screen which will be discussed in chapter 5. The controls for the system including two cursors in the x-axis and two cursors in the y-axis. These cursors will be controlled by the keys on the DE1-SoC board, and which cursor is being moved at which time shall be controlled by the switches on the board. The controls shall also acts as enable switches displaying, whether the cursors are being controlled, or whether the waves on screen are. The controls chapter will also discuss the design of the slower clock module, and the purpose of it.

Chapter 6 will discuss the design of the measurement's module. The measurements module was the module responsible for calculating the wave information such as the voltage of each wave. This information was then displayed on the seven-segment display. Chapter 7 will discuss any problems encountered while completing this project, such as problems with the LT24 LCD, or problems with the Terasic ADDA ADC board.

This report shall conclude in chapter 8 with an analysis of the overall work completed in the project, as well as any further work which could be undertaken as part of this project. This further work could be in the from of an expansion to the current work already completed, or any modifications to the current project which could improve it. All the code will be put in the appendices at the end of this report, including the code for any test benches.

2 VGA

For this project it was decided to make the wave as visible as possible it would be the most beneficial to use the Video Graphics Array (VGA) connector to connect the FPGA to a monitor. The VGA comprises of 3 buses of 8 bits for colour (Red, Green, Blue), a clock signal, a horizontal sync signal (HSync), and finally a vertical sync signal (VSync) as shown in Figure 1. The resolution chosen was 800x600 at a frequency of 75Hz. To carry out this resolution is required a clock of 49MHz (50MHz clock was used direct from the FPGA). All the timing specifications were found in the DE1-SoC manual (See Appendix A).




Figure 1: VGA Pins [1]

The VGA signal is made up of 4 parts which are the Sync Signal, Back porch, Display Interval, and Front porch as shown in Figure 2. Both HSync and VSync use the same layout however the VSync signal uses the HSync positive edge as a clock signal.

The horizontal part of the signal sets the sync to low for 1.6us. The sync signal is then set high and the back porch blanking period starts for 3.2us. At this point the colour signals (RGB) start. Each of the positive edge of the 49MHz clock is equivalent to 1 pixel. After 800 clock signals (around 16.2us) the RGB signal ends and the front porch of the signal begins. After the front porch the sync signal once again is low which indicates a horizontal line is complete.

Once the HSync signal has completed 600 iterations the vertical part of the signal begins. The vertical part of the signal is similar however there is no RGB signal included in this part of the signal and it uses the HSync as a clock signal for a number of "lines". Once this has been completed it indicates that a whole frame of image is complete.




Figure 2: VGA Timings [1]

Initially for the IP block the library was created to carry out the VSync and HSync signals which was written by the project group. However, there was a 2ns delay which could not be

solved. A number of methods were attempted to correct this 2ns but created a problem with the HSync signal would be 2ns early or 2ns late which was enough to effect the VSync signal that it could not be displayed on a monitor. Due to timing constraints the decision was made to find and implement a pre-made IP and modify it to work on the DE1-SoC board.[2] The HSync and VSync parts of the IP was used to create the signals. A counter was created to count how many x (Clock signal within display interval) iterations and y (HSync signal) iterations have been completed. The x counter resets on the positive edge of the HSync and the y counter resets on the positive edge of the VSync signal. The IP was then modified to use a full 8 bit colour range available on the DE1-SoC.

```

1  always @(posedge clk)
2  begin
3      if (blank) begin //if blanking period
4          if (hsync) begin //if hsync then reset counter
5              x <= 0; //reset
6          end else if (vsync) begin //if vsync then reset counter
7              x <= 0; //reset
8          end

```

Figure 3: X Counter with reset

```

1  always @(posedge hsync) begin
2      if (vsync) begin
3          y <= 0;
4      end else begin
5          y <= y + 1;
6      end
7  end
8  //Assigns for red green and blue colours out. It also checks if it is in a blanking period.
9  assign red_out = (blank) ? 0 : pixel_R;
10 assign green_out = (blank) ? 0 : pixel_G;
11 assign blue_out = (blank) ? 0 : pixel_B;

```

Figure 4: Y Counter with reset

The grid was displayed by having an if statement in an always block which checked if x counter or y counter was equal to where a line wanted to be placed. When the counter equalled these values the RGB data signal was set to white. The wave was displayed by passing the x counter through the block to the top layer. This then went to the sampler which had a sample buffer. This data was passed back to the VGA IP which then the value is compared with the y counter. If it is equal to the y counter then the pixel is set to the desired colour. Offsets were added to the waves so it can be controlled

3 ADC

To allow signals to be captured so they can be sampled the onboard analogue-to-digital converter (ADC) was decided to be used. It was decided after having difficulty getting the TerasIC ADDA board to work, so decided to stay within the time constraints to use the onboard ADC. To initialise this; QSys was used to generate the appropriate code. The onboard ADC has 4 pins connected to the FPGA. The clock, data in, data out, and CS_n. QSys allows you to generate the code for these pins in a graphical user interface. It also allows you to select clock speed to update at and the channels you wish to use. The ADC pins allow up to 8 channels of ADC to be used so for expandability all channels were selected to be used. The code was generated, and then 2 .v files was copied into the main project and instantiated. The channels were labeled from CH0 to CH7. For this project only CH0 and CH1 were used and the outputs of these were inputted into the sampler. This then samples the values of 800 clock cycles (to match the screen width). This is then ready to be output to the VGA IP.




Figure 5: ADC Pins [1]




Figure 6: ADC Connections to FPGA [1]

4 Seven Segment Display

For measurements to be displayed it was decided for simplicity to use the seven segment display. Each seven segment display is made up of 6 pins which control each part of the seven segments. A limitation was found which did not allow a pin to control the decimal point which was required for our measurements.




Figure 7: Seven Segment Display Pins [1]

It was very trivial to setup the seven segment display to output a signal number. To do this a register of 7 bits was initialised which could act for each bit of a single seven segment display. It had 2 inputs (clock and number) and then the output for the seven segment display. When a number was entered between 0 to 9, an if statement in an always block was run to give the appropriate output. It was noted that the output is inverted as the seven segment display is active low. This can be seen in Appendix C.

The next challenge was to have numbers between 0 to 9999 to be separated into singular numbers to be output to the seven segment display. On FPGA division is a very expensive resource. It was decided to use a counter which the idea was taken from online. [3] The counter method uses 5 counters, ones, tens, hundreds, thousands, and counter. As the counters count up the ones gets to the number 9 it will reset the ones counter and increase the tens counter. This is the same for the tens, hundreds, and thousands. When the counter reaches the number it then stops and the output number is sent to the seven segment output generator module which turns the numbers into an output for the seven segment displays. This runs at full clock speed so the counting cannot be seen with the human eye. This code can be found in Appendix B.

5 Controls

This chapter of the report shall discuss the design of the control IP for the project. The purpose of this module was to enable and control both the cursors, and the waves, such that they appeared on the monitor. They could then be controlled using the keys and the switches, to move, increase/decrease the volts per division, as well as the time per division. This chapter will also discuss the button clock, also known as the slClock.

Due to the limited number of buttons and switches on the DE1-SoC board, various states were used to decide what was being controlled. These states were controlled by switches 9 and 8. State 1 was the default state when switches 9 and 8 were 0, this state controlled the cursors. State 2 happened when switch 8 was 1 and switch 9 was 0, this state controlled the waves. The final stage was stage 3, and this happened when both switch 9 and 8 were 1, and this displayed the test wave. The purpose of the test wave, was such that while the ADC module was being designed the controls module could still be worked, as well as the VGA module could be tested in hardware. There is a spare state left, which could be used for further expansion in the future. The states and functions shall be described in more detail below.

The following table below details state 1, when switch 9 and 8 are both 0. S7 – 0 represents switch 7 to 0, and B3 – 0 represents buttons 3 – 0.

Buttons or Switches	Purpose
S7	N/A
S6	N/A
S5	N/A
S4	Selects wave to be measured
S3	Allow the y-cursors to be moved
S2	Allow the x-cursors to be moved
S1	Enable y-cursors when 1, so that they display on the monitor.
S0	Enable x-cursors when 1, so that they display on the monitor.
B3	When S2 is 1 – Move cursor x1 right. When S3 is 1 – Move cursor y1 down. When both S2 and S3 is 1 – Move both x-cursors right.
B2	When S2 is 1 – Move cursor x1 left. When S3 is 1 – Move cursor y1 up. When both S2 and S3 is 1 – Move both x-cursors left.
B1	When S2 is 1 – Move cursor x2 right. When S3 is 1 – Move cursor y2 down. When both S2 and S3 is 1 – Move both y-cursors down.
B0	When S2 is 1 – Move cursor x2 left. When S3 is 1 – Move cursor y2 up. When both S2 and S3 is 1 – Move both y-cursors up.

Table 1: State 1 functions

During state 1 if switch 2 and switch 3 are 0, the buttons do nothing. While in state 1 switches 7 to 4 also do nothing. The table below shows state 2, when switch 9 is 0, and switch 8 is 1.

Buttons or Switches	Purpose
S7	N/A
S6	N/A
S5	Adjust the time/division for both waves.
S4	Allows a snapshot in time to be taking of both waves, similar to the run/stop feature on oscilloscopes.
S3	Adjust the volts/division for both waves.
S2	Allows both waves to be moved.
S1	Enables wave 2 when 1, so that it displays on the monitor.
S0	Enables wave 1 when 1, so that it displays on the monitor.
B3	When S2 is 1 – Move wave 1 down. When S3 is 1 – Increase volts/div for wave 1. When S4 is 1 – Freeze wave 1. When S5 is 1 – Increase time/div for wave 1.
B2	When S2 is 1 – Move wave 1 up. When S3 is 1 – Decrease volts/div for wave 1. When S4 is 1 – Run wave 1. When S5 is 1 – Decrease time/div for wave 1.
B1	When S2 is 1 – Move wave 2 down. When S3 is 1 – Increase volts/div for wave 2. When S4 is 1 – Freeze wave 2. When S5 is 1 – Increase time/div for wave 2.
B0	When S2 is 1 – Move wave 2 up. When S3 is 1 – Decrease volts/div for wave 2. When S4 is 1 – Run wave 2. When S5 is 1 – Decrease time/div for wave 2.

Table 2: State 2 functions

Similar to state 1, the buttons will do nothing if S2 – 5 are all 0. State 3, which occurs when both switch 8 and 9 are 1, enables the test wave to display on the monitor. All cursors and waves move by a size of 1, this is indicated by the localparam moveSize. The code for the controls IP can be seen in appendix P. All the controls happen on the positive edge of buttonClock. In appendix L, it can be seen that the buttonClock attaches to the sIClock [19]. The code for the sIClock can be seen in appendix Q. The sIClock module was created so that the cursors and waves could be moved accurately. They could not be moved with any precision when running off of the main clock as the main clock ran at 50MHz. This meant that when the cursors or waves moved, they would move too fast to control. However, using the sIClock [19] meant that the frequency was approximately 93Hz, and as such was much easier to control.

6 Measurement

This chapter of the report shall discuss the design of the measurement IP for the project. The purpose of this module was to be able to measure the voltage of the waveform on the monitor, using the y-cursors. This module would then display the voltage to the seven-segment display, in mV.

This module was designed to take the cursors from the control's module, and measure the difference between them, and display the value on the seven-segment display. This was designed so that the cursors can be moved to either of the waves on the monitor and measure the voltage between the peaks of the waveforms. Depending on what was being measured between the cursors the, value between them would display on the seven-segment display. Therefore, if the user wanted to measure wave 2, the cursors would be placed between the top peak, and bottom peak of the wave, and the voltage in mV, would then display on the seven-segment display. This is also how the user would measure the other wave on the screen.

The equation to calculate the voltage of the waves is:

$$VoltageX = ShiftDownX^2 * DiffX \quad (1)$$

Where X indicated which wave was being calculated i.e. shiftDownX was actually shiftDown1 or shiftDown2. DiffX was the difference between the cursors. The shiftDown function increases or decreases the volts/division for each wave. There are two functions as each wave may be shifted by different values.

The code for this module can be seen in appendix R. From the code it can be seen that the value of distance between the cursors is put into the variables vx1 or vx2. This output of these variables were then stored in the variable result, depending on the value of waveSel, which was then assigned to num. When the measurement IP module was instantiated into the top-level module, the local parameter num was attached to a local parameter in the top-level module also called num. This parameter controlled what values were displayed on the seven-segment display.

The waveSel register was designed such that when waveSel is equal to 0, wave 1 is being measured, and the result of the measurement is displayed on the seven-segment display. If waveSel is equal to 2, wave 2 is measured. The waveSel function is controlled in the control IP, when in state 1, if switch 4 is 0, waveSel is 0, and as such wave 1 is being measured. When switch 4 is 1, waveSel is 1, and as such wave 2 is measured.

7 Problems Encountered

This chapter will discuss the various problems encountered during this project. It also will discuss the decisions made in overcoming these problems.

When trying to work with the TerasIC ADDA, the IP was written in specification with the documentation. Unfortunately we could not get the ADDA to update and give an output to the sampler block, so it was abandoned. The replacement was using the onboard ADC which has a reduced resolution but will still meet our goals.

When first creating the VGA IP the VSync signals and HSync signals were coded by the project group, however it was quickly found that there was an error with the timing by a significant amount. This was corrected by replacing using always blocks to only use always blocks as counters, and using assigning if statements to set the outputs. This then fixed the timing issue which was off by only 2ns in the HSync. Since the VSync worked off of the HSync as its clock it created an issue as the slight timing added up per line (unit of positive clock edge of HSync) putting off the VSync clock by a significant amount. Values were adjusted to try to alleviate this issue, however the closest the clock could be to the actual value was 2ns. The decision was made to find a VGA IP which was precoded, and port it over to the DE1-SoC to save on time. The HSync and VSync signals were acquired from this IP and counters added.[2] From here it was simple to produce the grid and waves.

Initially the controls were to be done using the LT24 LCD. This module would utilise the touchscreen capabilities of the LT24, and would allow the user to use the display to decide what would display on the monitor, i.e. waves, cursors. The initial stage of this was to draw a user interface to the display, such that the user could interact with the display and choose which option was desired. However, when drawing to the screen difficulties were found in controlling what appeared on the screen. Instead random patterns would appear, which were unable to be manipulated into what was desired. After being unable to fix these, and taking into consideration time constraints, a decision was made to use the switches and keys control the system.

8 Conclusion

This chapter will conclude the report, as well as analyse the work completed in this project, against the original aims. It will also discuss the possibility of further work on the project, if more time were had to complete it. The original aims of the project were; to be able to take to signals from a signal generator, present them to the FPGA, and be able to view and measure them. This has been completed as multiple signals from the FPGA can be seen on the separate monitor using the VGA. Using the cursors, the waves can also be accurately measured, via use of the switches and keys. The value of the waves can be seen on the seven-segment display, in mV.

Given more time the project could be further extended. Currently, only 2 signals can be taken from the signal generator, and get measured by the DE1-SoC, and be displayed on the monitor. To expand this, all 8 channels of the ADC could be used. Also given more time, the LT24 touchscreen module would be fully developed and used to control various aspects of the project. These aspects would be the cursors, as well as enabling them, the waves, and also adjusting the volts/division as well as the time/division. Due to not having the touchscreen working, all the functions are on the switches. These switches can be set to toggles on the buttons, however, this was not done originally as it was not planned to have as many controls for the project. Further to these additions, the time/division which also be measured using the other cursors on the DE1-SoC scope, if more time were had, as well as a function to adjust the trigger threshold. Currently the trigger threshold has to be set manually within the code, every time it is to be changed the program has to be re-compiled and re-programmed onto the board.

In conclusion, while the original aims of the project were met, there is room to expand the project. This expansion could make the project more user friendly, and would also give the user the ability to measure more signals using the DE1-SoC scope.

9 Appendix

9.1 Appendix A - VGA Timing Specifications

<i>VGA mode</i>		<i>Horizontal Timing Spec</i>				
<i>Configuration</i>	<i>Resolution(HxV)</i>	<i>a(us)</i>	<i>b(us)</i>	<i>c(us)</i>	<i>d(us)</i>	<i>Pixel clock(MHz)</i>
VGA(60Hz)	640x480	3.8	1.9	25.4	0.6	25
VGA(85Hz)	640x480	1.6	2.2	17.8	1.6	36
SVGA(60Hz)	800x600	3.2	2.2	20	1	40
SVGA(75Hz)	800x600	1.6	3.2	16.2	0.3	49
SVGA(85Hz)	800x600	1.1	2.7	14.2	0.6	56
XGA(60Hz)	1024x768	2.1	2.5	15.8	0.4	65
XGA(70Hz)	1024x768	1.8	1.9	13.7	0.3	75
XGA(85Hz)	1024x768	1.0	2.2	10.8	0.5	95
1280x1024(60Hz)	1280x1024	1.0	2.3	11.9	0.4	108

Table 3: VGA Horizontal Timing Specification [1]

<i>VGA mode</i>		<i>Vertical Timing Spec</i>				
<i>Configuration</i>	<i>Resolution(HxV)</i>	<i>a(lines)</i>	<i>b(lines)</i>	<i>c(lines)</i>	<i>d(lines)</i>	<i>Pixel clock(MHz)</i>
VGA(60Hz)	640x480	2	33	480	10	25
VGA(85Hz)	640x480	3	25	480	1	36
SVGA(60Hz)	800x600	4	23	600	1	40
SVGA(75Hz)	800x600	3	21	600	1	49
SVGA(85Hz)	800x600	3	27	600	1	56
XGA(60Hz)	1024x768	6	29	768	3	65
XGA(70Hz)	1024x768	6	29	768	3	75
XGA(85Hz)	1024x768	3	36	768	1	95
1280x1024(60Hz)	1280x1024	3	38	1024	1	108

Table 4: VGA Vertical Timing Specification [1]

9.2 Appendix B - Number Split Module

```
1  output [3:0] thousandsOut //thousands out
2  );
3  // registers
4  reg [13:0] counter = 0;
5  reg [3:0] ones = 0;
6  reg [3:0] tens = 0;
7  reg [3:0] hundreds = 0;
8  reg [3:0] thousands = 0;
9  reg done = 0;
10 // assigns
11 assign doneOut = done;
12 assign onesOut = ones;
13 assign tensOut = tens;
14 assign hundredsOut = hundreds;
15 assign thousandsOut = thousands;
16
17 always @(posedge clock) begin
18     //if start then set all values to 0
19     if(start) begin
20         counter <= 0;
21         done <= 0;
22         ones <= 0;
23         tens <= 0;
24         hundreds <= 0;
25         thousands <= 0;
26     //else then check if the counter is equal to number if so then set register done to signal completed
27     end else if(counter == mynumber) begin
28         done <= 1;
29     //if not complete then count up to the number but keep a track of single digits
30     end else if (!done) begin
31         counter <= counter + 1;
32         ones <= ones == 9 ? 0 : ones + 1;
33         if(ones == 9) begin
34             tens <= tens == 9 ? 0 : tens + 1;
35             if(tens == 9) begin
36                 hundreds <= hundreds == 9 ? 0 : hundreds + 1;
37                 if(hundreds == 9) begin
38                     thousands <= thousands + 1;
39                 end
40             end
41         end
42     end
43 end
44 endmodule
45
46 module generateSevenSegOutput(
```

Figure 8: Number Split Module

9.3 Appendix C - Generate Seven Segment Output Module

```
1 input [3:0] number,
2 output [6:0] segOutput
3 );
4
5 reg [6:0] seg;
6
7 assign segOutput = seg;
8
9 always @(posedge clock) begin
10     if (number == 0) begin
11         seg <= ~(7'h3F);
12     end else if (number == 1) begin
13         seg <= ~(7'h06);
14     end else if (number == 2) begin
15         seg <= ~(7'h5B);
16     end else if (number == 3) begin
17         seg <= ~(7'h4F);
18     end else if (number == 4) begin
19         seg <= ~(7'h66);
20     end else if (number == 5) begin
21         seg <= ~(7'h6D);
22     end else if (number == 6) begin
23         seg <= ~(7'h7D);
24     end else if (number == 7) begin
25         seg <= ~(7'h07);
26     end else if (number == 8) begin
27         seg <= ~(7'h7F);
28     end else if (number == 9) begin
29         seg <= ~(7'h67);
30     end
31 end
```

Figure 9: Generate Seven Segment Output Module

9.4 Appendix D - Top Level RTL View




Figure 10: Top Level RTL View

9.5 Appendix E - Slower Clock RTL View




Figure 11: Slower Clock RTL View

9.6 Appendix F - VGA Top Level RTL View




Figure 12: VGA IPRTL View

9.7 Appendix G - VGA HSync RTL View




Figure 13: VGA HSync RTL View

9.8 Appendix H - VGA VSync RTL View




Figure 14: VGA VSync RTL View

9.9 Appendix I - Measurement RTL View




Figure 15: Measurement RTL View

9.10 Appendix J - Seven Segment Display RTL View




Figure 16: Seven Segment Display RTL View

9.11 Appendix K - Sampler RTL View




Figure 17: Sampler RTL View

9.12 Appendix L - Top Level Module Code

```
1  /* Top level module for FPGA_MiniProject
2  Alexander Bolton - 200938078
3  Haider Shafiq - 201207577
4  N-Channel Oscilloscope */
5
6  // Top Level Module
7  module FPGA_MiniProject(
8  input          clock, //50MHz Clock
9  //Controls
10 input         switch0, //Cursor X En
11 input         switch1, //Cursor Y En
12 input         switch2, //Signal 1 En
13 input         switch3, //Signal 2 En
14 input         switch4, //Cursor Y set
15 input         switch5, //Cursor X Set
16 input         switch6, //Wave 1 Shift /Squish
17 input         switch7, //Wave 2 Shift/Squish
18 input         switch8, //Wave 1 Clock
19 input         switch9, //Wave 2 Clock
20 input         butt0, //x1/y1 left/up
21 input         butt1, //x1/y1 right/down
22 input         butt2, //x2/y2 left/up
23 input         butt3, //x2/y2 right/down
24 //ADC Onboard
25 output        ADC_CS_N,
26 output        ADC_SCLK, //clock
27 output        ADC_DIN, //Data in
28 input         ADC_DOUT, //Data out
29 //VGA
30 output        vga_hsync, //VGA HSync signal out
31 output        vga_vsync, //VGA VSync signal out
32 output [7:0]   R, //VGA Red Colour bits out
33 output [7:0]   G, //VGA Red Colour bits out
34 output [7:0]   B, //VGA Red Colour bits out
35 output        VClock, //VGA Clock out
36 output        ResampleLED0, //Resample LED
37 output        ResampleLED1, //Resample LED
38 //seven seg
39 output [6:0]   seg0, //Seven Seg Display 0 Output
40 output [6:0]   seg1, //Seven Seg Display 1 Output
41 output [6:0]   seg2, //Seven Seg Display 2 Output
42 output [6:0]   seg3, //Seven Seg Display 3 Output
43 );
44 // Various wires to enable waves/cursors/clocks
45 wire [11:0] testwave; //test wave output
46 wire Wave1_EN;
47 wire Wave2_EN;
48 wire cursorX_EN;
49 wire cursorY_EN;
50 wire TWave_EN;
51 wire [25:0] sIClock;
52 wire [10:0] offset1;
53 wire [10:0] offset2;
54 wire [13:0] num;
55 wire hold1;
56 wire hold2;
57 //Wires to hold the position of cursors
58 wire [10:0] cursorY1;
59 wire [10:0] cursorY2;
60 wire [10:0] cursorX1;
61 wire [10:0] cursorX2;
62 //Wired for increasing/decreasing volts/div
63 wire [3:0] shiftDown1;
64 wire [3:0] shiftDown2;
65 //Wires for getting more/less samples on the screen
66 wire [5:0] sampleAdjust1;
67 wire [5:0] sampleAdjust2;
68 wire [11:0] TCH0;
69 //Following is to have the sample adjust changing on the slower clock (Counter)
70 wire sampleWriteClock1;
71 wire sampleWriteClock2;
72 assign sampleWriteClock1 = sIClock[sampleAdjust1];
73 assign sampleWriteClock2 = sIClock[sampleAdjust2];
74 //Assigning the VGA Clock to the normal Clock (50MHz)
75 assign VClock = clock;
76 //Assigning which wave should occupy channel 0, either the actual wave or the test wave
77 assign TCH0 = (TWave_EN == 1) ? testwave : CH0;
78 //Wave wires
79 wire [11:0] waveSigIn1;
80 wire [11:0] waveSigIn2;
81 wire [11:0] sampledwave1;
82 wire [11:0] sampledwave2;
83 //VGA IP Wires
84 wire [10:0] sX;
85 wire [10:0] sY;
```

Figure 18: FPGA_MiniProject.v Part 1

```

1 //To programatically change down shifts
2 assign waveSigIn1 = (sampledwave1 >> shiftDown1); // Squish
3 assign waveSigIn2 = (sampledwave2 >> shiftDown2); //needs to change to wave sample 2 sampledwave1
4 //Wires for each of the channels, can potentially have an 8 channel scope (2 wires for 5v and ground)
5 //For the purposes of the demo we have 2 channels
6 wire [11:0] CH0;
7 wire [11:0] CH1;
8 wire [11:0] CH2;
9 wire [11:0] CH3;
10 wire [11:0] CH4;
11 wire [11:0] CH5;
12 wire [11:0] CH6;
13 wire [11:0] CH7;
14 wire [1:0] waveSel;
15 //Instantiating the Test Sine Wave module
16 //Used a test sine wave so we could work on controls, while we were working on the ADC
17 sine_wave_gen testWave(
18     .Clk (sIClock[6]),
19     .data_out (testwave)
20 );
21 //Instantiating the VGA module
22 VGA_IP_Top VGA(
23     .clk50 (clock), //50 MHz Clock
24     .cursorX_EN (cursorX_EN), //Cursor X Enable
25     .cursorY_EN (cursorY_EN), //Cursor Y Enable
26     .cursorY1 (cursorY1), //Cursor Y1 Position
27     .cursorY2 (cursorY2), //Cursor Y2 Position
28     .cursorX1 (cursorX1), //Cursor X1 Position
29     .cursorX2 (cursorX2), //Cursor X2 Position
30     .waveSigIn1 (waveSigIn1), //Wave signal in for channel 0
31     .waveSigIn2 (waveSigIn2), //Wave signal in for channel 1
32     .waveSigIn1_En (Wave1_EN), //Channel 0 Enable
33     .waveSigIn2_En (Wave2_EN), //Channel 1 Enable
34     .hsync_out (vga_hsync), //HSync out for VGA
35     .vsync_out (vga_vsync), //VSync out for VGA
36     .red_out (R), //VGA Colour Out
37     .blue_out (G), //VGA Colour Out
38     .green_out (B), //VGA Colour Out
39     .waveSigIn1_Offset (offset1), //Channel 0 Offset
40     .waveSigIn2_Offset (offset2), //Channel 1 Offset
41     .sX (sX), //Counter X value
42     .sY (sY) //Counter Y value
43 );
44 //Instantiating the 1st sample module for channel0
45 Sample sample(
46     .readClock (clock), //50MHz Clock to read as fast as possible
47     .writeClock (sampleWriteClock1), //Sample write clock to vary sampling rate
48     .hold (hold1), //Hold
49     .data (TCH0), //Data in
50     .screenX (sX), //Counter X in from VGA IP
51     .reset (0), //reset
52     .screenData (sampledwave1), //screenData out
53     .resample(ResampleLED0), //Resample LED indicator
54     .triggerthreshold(100) //trigger threshold
55 );
56 //Instantiating the 1st sample module for channel0
57 Sample sample2(
58     .readClock (clock), //50MHz Clock to read as fast as possible
59     .writeClock (sampleWriteClock2), //Sample write clock to vary sampling rate
60     .hold (hold2), //Hold
61     .data (CH1), //Data in
62     .screenX (sX), //Counter X in from VGA IP
63     .reset (0), //reset
64     .screenData (sampledwave2), //screenData out
65     .resample(ResampleLED1), //Resample LED indicator
66     .triggerthreshold(100) //trigger threshold
67 );
68 //Instantiating the 7seg module
69 sevenseg sevSeg(
70     .clock (clock), //50MHz clock
71     .seg_En (4'b1111), //Seven Segment Enable
72     .number (num), //4 digit number in
73     .seg0 (seg0), //Seven Segment Display out 0
74     .seg1 (seg1), //Seven Segment Display out 1
75     .seg2 (seg2), //Seven Segment Display out 2
76     .seg3 (seg3) //Seven Segment Display out 3
77 );
78 //Instantiating the slower clock module
79 clockcounter slClock(
80     .clock (clock), //50MHz Clock in
81     .counterout (slClock) //Counter reg out
82 );
83 //Instantiating the Scope controls module
84 controls Ctrl(
85     .switch0 (switch0), //Cursor X En

```

Figure 19: FPGA_MiniProject.v Part 2

```

1  .switch1 (switch1), //Cursor Y En
2  .switch2 (switch2), //Signal 1 En
3  .switch3 (switch3), //Signal 2 En
4  .switch4 (switch4), //Cursor Y set
5  .switch5 (switch5), //Cursor X Set
6  .switch6 (switch6), //Wave 1 Shift /Squish
7  .switch7 (switch7), //Wave 2 Shift /Squish
8  .switch8 (switch8), //Wave 1 Clock
9  .switch9 (switch9), //Wave 2 Clock
10 .butt0 (butt0), //x1/y1 left/up
11 .butt1 (butt1), //x1/y1 right/down
12 .butt2 (butt2), //x2/y2 left/up
13 .butt3 (butt3), //x2/y2 right/down
14 .buttonClock (slClock[19]), //Slower clock to move cursors/wave
15 .hold1Out (hold1), //Freeze wave 1
16 .hold2Out (hold2), //Freeze wave 2
17 .cursorY1Out (cursorY1), //Cursor y1
18 .cursorY2Out (cursorY2), //Cursor y2
19 .cursorX1Out (cursorX1), //Cursor x1
20 .cursorX2Out (cursorX2), //Cursor x2
21 .shiftDown1Out (shiftDown1), //Squish wave 1 down
22 .shiftDown2Out (shiftDown2), //Squish wave 2 down
23 .sampleAdjust1Out (sampleAdjust1), //Adjust wave 1 to have more samples
24 .sampleAdjust2Out (sampleAdjust2), //Adjust wave 2 to have more samples
25 .cursorX_ENOut (cursorX_EN), //Enable x-cursors
26 .cursorY_ENOut (cursorY_EN), //Enable y-cursors
27 .Wave1_ENOut (Wave1_EN), //Enable wave 1
28 .Wave2_ENOut (Wave2_EN), //Enable wave 1
29 .offset1Out (offset1), //Offset for wave 1
30 .offset2Out (offset2), //Offset for wave 2
31 .TWave_ENOut (TWave_EN), //Enable Test wave
32 .waveSel (waveSel) //Select wave to be measured
33 );
34 //Instantiating the Scope measurements module
35 Measure measure(
36     .buttonClock (slClock[19]), //Slower clock to measure distance between cursors
37     .cursorY1 (cursorY1), //Cursor y1
38     .cursorY2 (cursorY2), //Cursor y2
39     .cursorX1 (cursorX1), //Cursor x1
40     .cursorX2 (cursorX2), //Cursor x2
41     .sampleadjust1 (sampleAdjust1), //Adjust wave 1 to have more samples
42     .sampleadjust2 (sampleAdjust2), //Adjust wave 2 to have more samples
43     .shiftDown1 (shiftDown1), //Squish wave 1 down
44     .shiftDown2 (shiftDown2), //Squish wave 2 down
45     .waveSel (waveSel), //Select wave to be measured
46     .measurement (0), //Select Cursors – on x permanently
47     .num (num) //Num to be displayed on the seven-seg
48 );
49 //Generated ADC module using QSys
50 ADCV2_adc_mega_0 #(
51     .board ("DE1-SoC"),
52     .board_rev ("Autodetect"),
53     .tsclk (13),
54     .numch (7),
55     .max10pllmultby (1),
56     .max10plldivby (1)
57 ) adc_mega_0 (
58     .CLOCK (slClock[2]), // clk.clk
59     .RESET (0), // reset.reset
60     .CH0 (CH0), // readings.export
61     .CH1 (CH1), // .export
62     .CH2 (CH2), // .export
63     .CH3 (CH3), // .export
64     .CH4 (CH4), // .export
65     .CH5 (CH5), // .export
66     .CH6 (CH6), // .export
67     .CH7 (CH7), // .export
68     .ADC_SCLK (ADC_SCLK), // external_interface.export
69     .ADC_CS_N (ADC_CS_N), // .export
70     .ADC_DOUT (ADC_DOUT), // .export
71     .ADC_DIN (ADC_DIN) // .export
72 );
73
74 endmodule

```

Figure 20: FPGA_MiniProject.v Part 3

9.13 Appendix M - VGA Top Level Module Code

```
1 //800x600 VGA IP - Alexander Bolton
2 module VGA_IP_Top(
3 input clk50, //60 MHz Clock
4 input cursorX_EN, //Cursor X Enable
5 input cursorY_EN, //Cursor Y Enable
6 input [10:0] cursorY1, //Cursor Y1 Position
7 input [10:0] cursorY2, //Cursor Y2 Position
8 input [10:0] cursorX1, //Cursor X1 Position
9 input [10:0] cursorX2, //Cursor X2 Position
10 input [10:0] waveSigIn1_Offset, //Wave signal 0 offset
11 input [10:0] waveSigIn2_Offset, //Wave signal 1 offset
12 input [13:0] waveSigIn1, //Wave signal in for channel 0
13 input [13:0] waveSigIn2, //Wave signal in for channel 1
14 input waveSigIn1_En, //Wave signal enable for channel 0
15 input waveSigIn2_En, //Wave signal enable for channel 1
16 output hsync_out, //HSync out to monitor
17 output vsync_out, //VSync out to monitor
18 output [7:0] red_out, //RGB Out (Red)
19 output [7:0] blue_out, //RGB Out (Blue)
20 output [7:0] green_out, //RGB Out (Green)
21 output [10:0] sX, //Counter X Out
22 output [10:0] sY //Counter Y Out
23 );
24 wire line_clk, blank, hblank, vblank;
25 assign blank = hblank || vblank;
26 //Instantiate HSync
27 hsync hs(
28 .clk50 (clk50), //50MHz clock
29 .hsync_out (hsync_out), //HSync output
30 .blank_out (hblank), //Blanking period out
31 .newline_out (line_clk) //new line out
32 );
33 //Instantiate HSync
34 vsync vs(
35 .line_clk (line_clk), //Line clock in (goes to new line out)
36 .vsync_out (vsync_out), //vsync output
37 .blank_out (vblank) //Blanking period out
38 );
39
40 gridandwave gaw(
41 .clk (clk50), //50 MHz Clock
42 .blank (blank), //Blanking Period
43 .red_out (red_out), //Red Out
44 .green_out (green_out), //Green Out
45 .blue_out (blue_out), //Blue Out
46 .hsync (hblank), //HSync in
47 .vsync (vblank), //VSync in
48 .waveSigIn1 (waveSigIn1), //Wave signal in for channel 0
49 .waveSigIn2 (waveSigIn2), //Wave signal in for channel 1
50 .waveSigIn1_En (waveSigIn1_En), //Wave signal enable for channel 0
51 .waveSigIn2_En (waveSigIn2_En), //Wave signal enable for channel 1
52 .cursorX_EN (cursorX_EN), //Cursor X Enable
53 .cursorY_EN (cursorY_EN), //Cursor Y Enable
54 .cursorY1 (cursorY1), //Cursor Y1 Position
55 .cursorY2 (cursorY2), //Cursor Y2 Position
56 .cursorX1 (cursorX1), //Cursor X1 Position
57 .cursorX2 (cursorX2), //Cursor X2 Position
58 .wave1YOffset (waveSigIn1_Offset), //Wave signal 1 offset
59 .wave2YOffset (waveSigIn2_Offset), //Wave Signal 2 offset
60 .sX (sX), //Output of x counter
61 .sY (sY) //Output of y counter
62 );
63
64
65
66 endmodule
```

Figure 21: VGA_IP_Top.v

```

1 //VSync Clock written by https://github.com/mstump/verilog-vga-controller/ - Mike Stump
2 //This module controls the VSync signal
3 module vsync(
4     input line_clk, //Line Clock in
5     output vsync_out, //VSync out to monitor
6     output blank_out //Blank period out
7 );
8
9     reg [10:0] count = 10'b0000000000; //counter set to 0
10    reg vsync = 0; //vsync reg to 0
11    reg blank = 0; //blanking period reg to 0
12
13    // at posedge line clock count up
14    always @(posedge line_clk)
15        if (count < 666)
16            count <= count + 1;
17        else
18            count <= 0;
19    //at posedge line clock if count is above 600 blanking period on
20    always @(posedge line_clk)
21        if (count < 600)
22            blank <= 0;
23        else
24            blank <= 1;
25    //at posedge line clock if count is between values then vsync is on
26    always @(posedge line_clk)
27    begin
28        if (count < 637)
29            vsync <= 1;
30        else if (count >= 637 && count < 643)
31            vsync <= 0;
32        else if (count >= 643)
33            vsync <= 1;
34    end
35    //assign to outputs
36    assign vsync_out = vsync;
37    assign blank_out = blank;
38
39 endmodule // hsync
40 //HSync Clock written by https://github.com/mstump/verilog-vga-controller/ - Mike Stump
41 //This module controls the HSync signal
42 module hsync(
43     input clk50, //50MHz clock in
44     output hsync_out, //HSync out to monitor
45     output blank_out, //blanking period out
46     output newline_out //newline clock out
47 );
48     //counter set to 0
49     reg [10:0] count = 10'b0000000000;
50     //hsync, blank, and new line regs to 0
51     reg hsync = 0;
52     reg blank = 0;
53     reg newline = 0;
54     //at posedge 50MHz clock count up when below 1040 else reset.
55     always @(posedge clk50)
56     begin
57         if (count < 1040)
58             count <= count + 1;
59         else
60             count <= 0;
61     end
62     //at posedge 50MHz clock if count is at 0 then newline clock to 1
63     always @(posedge clk50)
64     begin
65         if (count == 0)
66             newline <= 1;
67         else
68             newline <= 0;
69     end
70     // at posedge 50MHz clock if count is above or equal to 800 then blanking period on
71     always @(posedge clk50)
72     begin
73         if (count >= 800)
74             blank <= 1;
75         else
76             blank <= 0;
77     end
78     //Control hsync clock
79     always @(posedge clk50)
80     begin
81         if (count < 856) // pixel data plus front porch
82             hsync <= 1;
83         else if (count >= 856 && count < 976)
84             hsync <= 0;

```

Figure 22: VGA_IP.v Part 1

```

1     else if (count >= 976)
2         hsync <= 1;
3     end // always @ (posedge clk50)
4
5 //Assign outputs
6 assign hsync_out = hsync;
7 assign blank_out = blank;
8 assign newline_out = newline;
9
10 endmodule
11 //This module controls the pixels of the measurement grid and waves
12 module gridandwave(
13     input clk, //50MHz clock
14     input blank, //Blanking period in
15     input hsync, //HSync in
16     input vsync, //VSync in
17     input cursorX_EN, //Cursor Enables
18     input cursorY_EN, //Cursor Enables
19     input [10:0] cursorY1, //CursorY1 Position
20     input [10:0] cursorY2, //CursorY2 Position
21     input [10:0] cursorX1, //CursorX1 Position
22     input [10:0] cursorX2, //CursorX2 Position
23     input [13:0] waveSigIn1, //Channel 0 in
24     input [13:0] waveSigIn2, //Channel 1 in
25     input [10:0] wave1YOffset, //Channel 0 offset in
26     input [10:0] wave2YOffset, //Channel 1 offset in
27     input waveSigIn1_En, //Channel 0 enable
28     input waveSigIn2_En, //Channel 1 enable
29     output [7:0] red_out, //red colour output to monitor
30     output [7:0] green_out, //green colour output to monitor
31     output [7:0] blue_out, //blue colour output to monitor
32     output [10:0] sX, //Counter x Out
33     output [10:0] sY //Counter y Out
34 );
35 localparam gridoffset = 20; //Offset for grid on x axis
36 reg [19:0] x; //Register for x counter
37 reg [19:0] y; //Register for y counter
38 reg [7:0] pixel_R = 0; //Register for red pixel colour
39 reg [7:0] pixel_G = 0; //Register for green pixel colour
40 reg [7:0] pixel_B = 0; //Register for blue pixel colour
41
42 //Assigns for counter outputs
43 assign sX = x;
44 assign sY = y;
45 always @(posedge clk)
46 begin
47     if (blank) begin //if blanking period
48         if (hsync) begin //if hsync then reset counter
49             x <= 0; //reset
50         end else if (vsync) begin //if vsync then reset counter
51             x <= 0; //reset
52         end
53     end else begin
54         x <= x+1; //count up
55         //wave code - if wave enabled and y is equal to the wave signal plus offset
56         if (waveSigIn1_En && y == (waveSigIn1 + wave1YOffset)) begin
57             pixel_R <= 8'b00000000; //set colours
58             pixel_G <= 8'b11111111; //set colours
59             pixel_B <= 8'b11111111; //set colours
60         end else if (waveSigIn2_En && (y == waveSigIn2 + wave2YOffset)) begin
61             pixel_R <= 8'b11111111; //set colours
62             pixel_G <= 8'b00000000; //set colours
63             pixel_B <= 8'b11111111; //set colours
64         //cursor code - If cursor enabled and the x or y value is equal to the specific cursor value
65         end else if (cursorX_EN && x == cursorX1) begin
66             pixel_R <= 8'b11111111; //set colours
67             pixel_G <= 8'b11111111; //set colours
68             pixel_B <= 8'b00000000; //set colours
69         end else if (cursorX_EN && x == cursorX2) begin
70             pixel_R <= 8'b11111111; //set colours
71             pixel_G <= 8'b11111111; //set colours
72             pixel_B <= 8'b00000000; //set colours
73         end else if (cursorY_EN && y == cursorY1) begin
74             pixel_R <= 8'b00000000; //set colours
75             pixel_G <= 8'b11111111; //set colours
76             pixel_B <= 8'b00000000; //set colours
77         end else if (cursorY_EN && y == cursorY2) begin
78             pixel_R <= 8'b00000000; //set colours
79             pixel_G <= 8'b11111111; //set colours
80             pixel_B <= 8'b00000000; //set colours
81         //Y grid code - This is a very inefficient peice of code which draws the grid.
82         end else if (y == 60 * 1) begin
83             pixel_R <= 8'b11111111; //set colours
84             pixel_G <= 8'b11111111; //set colours
85             pixel_B <= 8'b11111111; //set colours
86         end else if (y == 60 * 2) begin

```

Figure 23: VGA_IP.v Part 2

```

1 pixel_R <= 8'b11111111; //set colours
2 pixel_G <= 8'b11111111; //set colours
3 pixel_B <= 8'b11111111; //set colours
4 end else if (y == 60 * 3) begin
5 pixel_R <= 8'b11111111; //set colours
6 pixel_G <= 8'b11111111; //set colours
7 pixel_B <= 8'b11111111; //set colours
8 end else if (y == 60 * 4) begin
9 pixel_R <= 8'b11111111; //set colours
10 pixel_G <= 8'b11111111; //set colours
11 pixel_B <= 8'b11111111; //set colours
12 end else if (y == 60 * 5) begin
13 pixel_R <= 8'b11111111; //set colours
14 pixel_G <= 8'b11111111; //set colours
15 pixel_B <= 8'b11111111; //set colours
16 end else if (y == 60 * 6) begin
17 pixel_R <= 8'b11111111; //set colours
18 pixel_G <= 8'b11111111; //set colours
19 pixel_B <= 8'b11111111; //set colours
20 end else if (y == 60 * 7) begin
21 pixel_R <= 8'b11111111; //set colours
22 pixel_G <= 8'b11111111; //set colours
23 pixel_B <= 8'b11111111; //set colours
24 end else if (y == 60 * 8) begin
25 pixel_R <= 8'b11111111; //set colours
26 pixel_G <= 8'b11111111; //set colours
27 pixel_B <= 8'b11111111; //set colours
28 end else if (y == 60 * 9) begin
29 pixel_R <= 8'b11111111; //set colours
30 pixel_G <= 8'b11111111; //set colours
31 pixel_B <= 8'b11111111; //set colours
32 //X grid code - This is a very inefficient peice of code which draws the grid.
33 end else if (x == (60 * 1) - gridoffset) begin
34 pixel_R <= 8'b11111111; //set colours
35 pixel_G <= 8'b11111111; //set colours
36 pixel_B <= 8'b11111111; //set colours
37 end else if (x == (60 * 2) - gridoffset) begin
38 pixel_R <= 8'b11111111; //set colours
39 pixel_G <= 8'b11111111; //set colours
40 pixel_B <= 8'b11111111; //set colours
41 end else if (x == (60 * 3) - gridoffset) begin
42 pixel_R <= 8'b11111111; //set colours
43 pixel_G <= 8'b11111111; //set colours
44 pixel_B <= 8'b11111111; //set colours
45 end else if (x == (60 * 4) - gridoffset) begin
46 pixel_R <= 8'b11111111; //set colours
47 pixel_G <= 8'b11111111; //set colours
48 pixel_B <= 8'b11111111; //set colours
49 end else if (x == (60 * 5) - gridoffset) begin
50 pixel_R <= 8'b11111111; //set colours
51 pixel_G <= 8'b11111111; //set colours
52 pixel_B <= 8'b11111111; //set colours
53 end else if (x == (60 * 6) - gridoffset) begin
54 pixel_R <= 8'b11111111; //set colours
55 pixel_G <= 8'b11111111; //set colours
56 pixel_B <= 8'b11111111; //set colours
57 end else if (x == (60 * 7) - gridoffset) begin
58 pixel_R <= 8'b11111111; //set colours
59 pixel_G <= 8'b11111111; //set colours
60 pixel_B <= 8'b11111111; //set colours
61 end else if (x == (60 * 8) - gridoffset) begin
62 pixel_R <= 8'b11111111; //set colours
63 pixel_G <= 8'b11111111; //set colours
64 pixel_B <= 8'b11111111; //set colours
65 end else if (x == (60 * 9) - gridoffset) begin
66 pixel_R <= 8'b11111111; //set colours
67 pixel_G <= 8'b11111111; //set colours
68 pixel_B <= 8'b11111111; //set colours
69 end else if (x == (60 * 10) - gridoffset) begin
70 pixel_R <= 8'b11111111; //set colours
71 pixel_G <= 8'b11111111; //set colours
72 pixel_B <= 8'b11111111; //set colours
73 end else if (x == (60 * 11) - gridoffset) begin
74 pixel_R <= 8'b11111111; //set colours
75 pixel_G <= 8'b11111111; //set colours
76 pixel_B <= 8'b11111111; //set colours
77 end else if (x == (60 * 12) - gridoffset) begin
78 pixel_R <= 8'b11111111; //set colours
79 pixel_G <= 8'b11111111; //set colours
80 pixel_B <= 8'b11111111; //set colours
81 end else if (x == (60 * 13) - gridoffset) begin
82 pixel_R <= 8'b11111111; //set colours
83 pixel_G <= 8'b11111111; //set colours
84 pixel_B <= 8'b11111111; //set colours
85 end else if (x == (60 * 14) - gridoffset) begin

```

Figure 24: VGA_IP.v Part 3

```

1 pixel_R <= 8'b11111111; //set colours
2 pixel_G <= 8'b11111111; //set colours
3 pixel_B <= 8'b11111111; //set colours
4 end else begin //else set the background to black
5 pixel_R <= 8'b0; //set colours to black
6 pixel_G <= 8'b0; //set colours to black
7 pixel_B <= 8'b0; //set colours to black
8 end
9 end
10 end
11 //HSync counter for y counter
12 always @(posedge hsync) begin
13     if (vsync) begin
14         y <= 0;
15     end else begin
16         y <= y + 1;
17     end
18 end
19 //Assigns for red green and blue colours out. It also checks if it is in a blanking period.
20 assign red_out = (blank) ? 0 : pixel_R;
21 assign green_out = (blank) ? 0 : pixel_G;
22 assign blue_out = (blank) ? 0 : pixel_B;
23
24 endmodule // color

```

Figure 25: VGA_IP.v Part 4

9.14 Appendix N - Seven Segment Display Code

```
1 module sevenseg (
2   input clock, //50MHz Clock
3   input [3:0] seg_En, //7 Seg Enables
4   input [13:0] number, //Number of 4 digits
5   output [6:0] seg0, //Seven Segment Display 0 output
6   output [6:0] seg1, //Seven Segment Display 1 output
7   output [6:0] seg2, //Seven Segment Display 2 output
8   output [6:0] seg3 //Seven Segment Display 3 output
9 );
10 //Wires
11 wire done;
12 wire [3:0] ones; //Wires value in ones
13 wire [3:0] tens; //Wires value in tens
14 wire [3:0] hundreds; //Wires value in hundreds
15 wire [3:0] thousands; //Wire value in thousands
16 //Registers
17 reg start = 0; //if numbersplit starts
18 reg started = 0; //if numbersplit is currently ongoing
19 reg [13:0] prevNumber = 0; //previous number
20 reg numberCountto = 0; //number
21 reg [3:0] onesccomplete; //ones register
22 reg [3:0] tenscomplete; //tens register
23 reg [3:0] hundredscomplete; //hundreds register
24 reg [3:0] thousandscomplete; //thousands register
25
26 //Number split module instantiation
27 numbersplit NS(
28   .clock (clock),
29   .mynumber (number),
30   .start (start),
31   .doneOut(done),
32   .onesOut (ones),
33   .tensOut (tens),
34   .hundredsOut (hundreds),
35   .thousandsOut (thousands)
36 );
37 //Seven Seg Display outputs
38 generateSevenSegOutput segoutput0(
39   .clock (clock),
40   .number (onescomplete),
41   .segOutput (seg0)
42 );
43
44 generateSevenSegOutput segoutput1(
45   .clock (clock),
46   .number (tenscomplete),
47   .segOutput (seg1)
48 );
49
50 generateSevenSegOutput segoutput2(
51   .clock (clock),
52   .number (hundredscomplete),
53   .segOutput (seg2)
54 );
55
56 generateSevenSegOutput segoutput3(
57   .clock (clock),
58   .number (thousandscomplete),
59   .segOutput (seg3)
60 );
61 //This always block keeps the number in the numbersplit module changing mid count.
62 always @(posedge clock) begin
63   if (prevNumber != number && !start && !started) begin
64     start <= 1;
65     started <= 1;
66   end else if (start) begin
67     start <= 0;
68   end else if (done) begin
69     started <= 0;
70     onesccomplete <= ones;
71     tenscomplete <= tens;
72     hundredscomplete <= hundreds;
73     thousandscomplete <= thousands;
74     prevNumber <= number;
75   end
76 end
77
78 endmodule
79
80
81 //Based on idea from https://stackoverflow.com/questions/22882882/split-up-a-four-digit-number-in-verilog
82 //This module splits numbers into ones, tens, hundreds, thousands by counting. This is less expensive than division.
83 module numbersplit(
84   input clock, //50MHz Clock
85   input [13:0] mynumber, //number to count to
```

Figure 26: SevenSeg_IP.v Part 1

```

1  input      start, //start out
2  output     doneOut, //complete out
3  output [3:0] onesOut, //ones out
4  output [3:0] tensOut, //tens out
5  output [3:0] hundredsOut, //hundreds out
6  output [3:0] thousandsOut //thousands out
7  );
8  //registers
9  reg [13:0] counter = 0;
10 reg [3:0] ones = 0;
11 reg [3:0] tens = 0;
12 reg [3:0] hundreds = 0;
13 reg [3:0] thousands = 0;
14 reg done = 0;
15 //assigns
16 assign doneOut = done;
17 assign onesOut = ones;
18 assign tensOut = tens;
19 assign hundredsOut = hundreds;
20 assign thousandsOut = thousands;
21
22 always @(posedge clock) begin
23     //if start then set all values to 0
24     if(start) begin
25         counter <= 0;
26         done <= 0;
27         ones <= 0;
28         tens <= 0;
29         hundreds <= 0;
30         thousands <= 0;
31     //else then check if the counter is equal to number if so then set register done to signal completed
32     end else if(counter == mynumber) begin
33         done <= 1;
34     //if not complete then count up to the number but keep a track of single digits
35     end else if(!done) begin
36         counter <= counter + 1;
37         ones <= ones == 9 ? 0 : ones + 1;
38         if(ones == 9) begin
39             tens <= tens == 9 ? 0 : tens + 1;
40             if(tens == 9) begin
41                 hundreds <= hundreds == 9 ? 0 : hundreds + 1;
42                 if(hundreds == 9) begin
43                     thousands <= thousands + 1;
44                 end
45             end
46         end
47     end
48 end
49 endmodule
50
51 module generateSevenSegOutput(
52 input clock,
53 input [3:0] number,
54 output [6:0] segOutput
55 );
56
57 reg [6:0] seg;
58
59 assign segOutput = seg;
60
61 always @(posedge clock) begin
62     if(number == 0) begin
63         seg <= ~(7'h3F);
64     end else if(number == 1) begin
65         seg <= ~(7'h06);
66     end else if(number == 2) begin
67         seg <= ~(7'h5B);
68     end else if(number == 3) begin
69         seg <= ~(7'h4F);
70     end else if(number == 4) begin
71         seg <= ~(7'h66);
72     end else if(number == 5) begin
73         seg <= ~(7'h6D);
74     end else if(number == 6) begin
75         seg <= ~(7'h7D);
76     end else if(number == 7) begin
77         seg <= ~(7'h07);
78     end else if(number == 8) begin
79         seg <= ~(7'h7F);
80     end else if(number == 9) begin
81         seg <= ~(7'h67);
82     end
83 end
84
85 endmodule

```

Figure 27: SevenSeg_IP.v Part 2

9.15 Appendix O - Sampler Code

```
1 //SampleandTrigger
2
3 module Sample(
4     input readClock, //Clock to read values to VGA
5     input writeClock, //Clock to write
6     input [11:0] data, //Data in
7     input [11:0] screenX, //Screen counter in
8     input reset, //reset
9     input hold, //hold
10    input [11:0] triggerthreshold, //trigger threshold in
11    output [11:0] screenData, //Screendata out to VGA IP
12    output resample //Resample LED
13 );
14
15 reg [11:0] sampleData[800:0]; //BRAM block of sampled data
16 reg [11:0] triggerHighPoint = 0; //Trigger threshold highpoint
17 reg [11:0] samplecounter = 0; //sample counter
18 reg [11:0] triggercounter = 0; //trigger counter
19 reg [11:0] outputcounter = 0; //output counter
20 reg [11:0] outputData = 0; //output data
21 reg resamplerreg = 0; //for LED
22 assign resample = resamplerreg; //for LED
23 assign screenData = outputData; //screen data out to VGA IP
24 //Read data to VGA IP out of BRAM
25 always @(posedge readClock) begin
26     outputData <= sampleData[screenX];
27 end
28
29 //Trigger Sample Data
30 always @(posedge writeClock) begin
31     //find highest point after
32     if (data >= 0 && data <= triggerthreshold && samplecounter > 800) begin
33         samplecounter <= 0;
34         triggercounter <= 0;
35         resamplerreg = ~resamplerreg;
36         // If hold then do nothing
37     end else if (samplecounter < 800 && hold) begin
38
39         // if samplecounter is below 480 then sample
40     end else if (samplecounter < 800) begin
41         sampleData[samplecounter] <= data;
42         samplecounter <= samplecounter + 1;
43         triggercounter <= triggercounter+1;
44         // if trigger counter is over 2000 then set to 0
45     end else if (triggercounter > 2000) begin
46         triggercounter <= 0;
47         // else count up
48     end else begin
49         samplecounter <= samplecounter + 1;
50         triggercounter <= triggercounter+1;
51     end
52 end
53
54 endmodule
```

Figure 28: Sample_IP.v

9.16 Appendix P - Controls Module Code

```
1  /* Controls for FPGA_MiniProject
2  This module controls which waves/cursor display on screen
3  the position of the waves/cursors. the volts/div aswell as the time/div
4  N-Channel Oscilloscope */
5
6  //All the inputs & outputs
7  module controls(
8  input      switch0, //Cursor X En
9  input      switch1, //Cursor Y En
10 input      switch2, //Signal 1 En
11 input      switch3, //Signal 2 En
12 input      switch4, //Cursor Y set
13 input      switch5, //Cursor X Set
14 input      switch6, //Wave 1 Shift /Squish
15 input      switch7, //Wave 2 Shift/Squish
16 input      switch8, //Wave 1 Clock
17 input      switch9, //Wave 2 Clock
18 //IMPORTANT - BUTTONS ARE ACTIVE LOW
19 input      butt0, //x1/y1 left/up
20 input      butt1, //x1/y1 right/down
21 input      butt2, //x2/y2 left/up
22 input      butt3, //x2/y2 right/down
23 input      buttonClock, //Clock for button refresh
24 output     hold1Out,
25 output     hold2Out,
26 output [10:0] cursorY1Out,
27 output [10:0] cursorY2Out,
28 output [10:0] cursorX1Out,
29 output [10:0] cursorX2Out,
30 output [3:0] shiftDown1Out,
31 output [3:0] shiftDown2Out,
32 output [5:0] sampleAdjust1Out,
33 output [5:0] sampleAdjust2Out,
34 output     cursorX_ENOut,
35 output     cursorY_ENOut,
36 output     Wave1_ENOut,
37 output     Wave2_ENOut,
38 output [10:0] offset1Out,
39 output [10:0] offset2Out,
40 output     TWave_ENOut,
41 output reg [1:0] waveSel
42 );
43 //Default positions of the cursors
44 localparam defaultY1 = 60; // 60 pixels = ~500mV
45 localparam defaultY2 = 120;
46 localparam defaultX1 = 32;
47 localparam defaultX2 = 90;
48 //Parameter for Cursor move Cursor by 1 every clock cycle
49 localparam moveSize = 1;
50 //Set each cursor to the default position
51 reg [10:0] cursorY1 = defaultY1;
52 reg [10:0] cursorY2 = defaultY2;
53 reg [10:0] cursorX1 = defaultX1;
54 reg [10:0] cursorX2 = defaultX2;
55 //Offset sets the initial position of the waves on the screen
56 reg [10:0] offset1 = 30;
57 reg [10:0] offset2 = 200;
58 //Initially showing the default samples on the screen
59 reg [5:0] sampleAdjust1 = 0;
60 reg [5:0] sampleAdjust2 = 0;
61 //The hold and buttpush reg's are to make sure the buttons work on push and not hold
62 //Useful for control the size of the time or volts/div
63 reg hold1 = 0;
64 reg hold2 = 0;
65 reg buttPush = 0;
66 reg buttPush1 = 0;
67 //Following is to get the test wave up and running, instead of wave 1
68 reg TWave_EN = 0;
69 assign TWave_ENOut = TWave_EN;
70 //Initial value of shiftDown, allows user to see decent size wave
71 reg [3:0] shiftDown1 = 3;
72 reg [3:0] shiftDown2 = 3;
73 //Enable cursors and Waves to 0
74 reg cursorX_EN = 0;
75 reg cursorY_EN = 0;
76 reg Wave1_EN = 0;
77 reg Wave2_EN = 0;
78 //assignments
79 assign hold1Out = hold1;
80 assign hold2Out = hold2;
81 assign cursorY1Out = cursorY1;
82 assign cursorY2Out = cursorY2;
83 assign cursorX1Out = cursorX1;
84 assign cursorX2Out = cursorX2;
85 assign shiftDown1Out = shiftDown1;
```

Figure 29: Controls_IP.v Part 1

```

1 assign shiftDown2Out = shiftDown2;
2 assign sampleAdjust1Out = sampleAdjust1;
3 assign sampleAdjust2Out = sampleAdjust2;
4 assign cursorX_ENOut = cursorX_EN;
5 assign cursorY_ENOut = cursorY_EN;
6 assign Wave1_ENOut = Wave1_EN;
7 assign Wave2_ENOut = Wave2_EN;
8 assign offset1Out = offset1;
9 assign offset2Out = offset2;
10 //Following code is for state 1, when switch 8 & 9 are 0
11 //Controls whether the cursors are on the screen, and the position of them
12 //buttonClock is attached to the slower clock, so every 93Hz
13 always @ (posedge buttonClock)
14 begin
15     //State 1
16     if (!switch9 && !switch8)
17     begin
18         //Switch on Cursors when switches 0 & 1 are on
19         cursorX_EN <= switch0;
20         cursorY_EN <= switch1;
21         //Code for yCursors when switch 3 is 1, and key 3 is being pushed move cursor y1 down
22         if (switch3 && !butt3)
23         begin
24             cursorY1 <= cursorY1 + moveSize;
25         end
26         //Code for yCursors, when switch 3 is 1, and key 2 is being pushed move cursor y1 up
27         else if (switch3 && !butt2)
28         begin
29             cursorY1 <= cursorY1 - moveSize;
30         end
31         //Code for yCursors, when switch 3 is 1, and key 1 is being pushed move cursor y2 down
32         else if (switch3 && !butt1)
33         begin
34             cursorY2 <= cursorY2 + moveSize;
35         end
36         //Code for yCursors, when switch 3 is 1, and key 0 is being pushed move cursor y2 up
37         else if (switch3 && !butt0)
38         begin
39             cursorY2 <= cursorY2 - moveSize;
40         end
41         //Code for xCursors
42         //When switch 2 is 1, and key 3 is being pushed move cursor x1 right
43         if (switch2 && !butt3)
44         begin
45             cursorX1 <= cursorX1 + moveSize;
46         end
47         //When switch 2 is 1, and key 2 is being pushed move cursor x1 left
48         else if (switch2 && !butt2)
49         begin
50             cursorX1 <= cursorX1 - moveSize;
51         end
52         //When switch 2 is 1, and key 1 is being pushed move cursor x2 right
53         else if (switch2 && !butt1)
54         begin
55             cursorX2 <= cursorX2 + moveSize;
56         end
57         //When switch 2 is 1, and key 0 is being pushed move cursor x2 left
58         else if (switch2 && !butt0)
59         begin
60             cursorX2 <= cursorX2 - moveSize;
61         end
62         //Code to move both Y Cursors @ same time
63         if (switch3 && switch2 && !butt3)
64         begin
65             cursorY1 <= cursorY1 + moveSize;
66             cursorY2 <= cursorY2 + moveSize;
67             cursorX1 <= defaultX1;
68         end
69         if (switch3 && switch2 && !butt2)
70         begin
71             cursorY1 <= cursorY1 - moveSize;
72             cursorY2 <= cursorY2 - moveSize;
73             cursorX1 <= defaultX1;
74         end
75         //Code to move both X Cursors @ same time
76         if (switch3 && switch2 && !butt1)
77         begin
78             cursorX1 <= cursorX1 + moveSize;
79             cursorX2 <= cursorX2 + moveSize;
80             cursorY2 <= defaultY2;
81         end
82         if (switch3 && switch2 && !butt0)
83         begin
84             cursorX1 <= cursorX1 - moveSize;
85             cursorX2 <= cursorX2 - moveSize;

```

Figure 30: Controls_IP.v Part 2

```

1      cursorX2 <= cursorX2 - moveSize;
2      cursorY2 <= defaultY2;
3
4      //Menu 1 switch 4 decides what wave we gonna measure
5      if (!switch4)
6      begin
7          waveSel <= 0;
8      end
9      else if (switch4)
10     begin
11         waveSel <= 1;
12     end
13 end
14
15 //Following code is for state 2, when switch 8 is 1 & switch 9 is 0
16 //Controls whether the waves are on the screen, and the position of them
17 always @ (posedge buttonClock)
18 begin
19     //State 2
20     if (!switch9 && switch8)
21     begin
22         //Switch on waves when switches 0 & 1 are on
23         Wave1_EN <= switch0;
24         Wave2_EN <= switch1;
25         //Code to move wave 1 down the screen, when switch 2 is 1, switch 5 is 0, and key 3 is being pushed
26         if (switch2 && !butt3 && !switch5)
27         begin
28             offset1 <= offset1 + moveSize;
29         end
30         //Code to move wave 1 up the screen, when switch 2 is 1, switch 5 is 0, and key 2 is being pushed
31         else if (switch2 && !butt2 && !switch5)
32         begin
33             offset1 <= offset1 - moveSize;
34         end
35         //Code to move wave 2 down the screen, when switch 2 is 1, switch 5 is 0, and key 1 is being pushed
36         else if (switch2 && !butt1 && !switch5)
37         begin
38             offset2 <= offset2 + moveSize;
39         end
40         //Code to move wave 2 up the screen, when switch 2 is 1, switch 5 is 0, and key 0 is being pushed
41         else if (switch2 && !butt0 && !switch5)
42         begin
43             offset2 <= offset2 - moveSize;
44         end
45     end
46 end
47 //Code for changing the volts/div
48 always @ (posedge buttonClock)
49 begin
50     //Again on state 2
51     if (!switch9 && switch8)
52     begin
53         //When switch 3 is 1, buttpush is 0, and key 3 is pressed
54         if (switch3 && !butt3 && !buttPush)
55         begin
56             //Make buttpush 1, Increase volts/div for wave 1
57             buttPush <= 1;
58             shiftDown1 = shiftDown1 + 1;
59         end
60         //When switch 3 is 1, buttpush is 0, and key 2 is pressed
61         else if (switch3 && !butt2 && !buttPush)
62         begin
63             //Make buttpush 1, Decrease volts/div for wave 1
64             buttPush <= 1;
65             shiftDown1 = shiftDown1 - 1;
66         end
67         //When switch 3 is 1, buttpush is 0, and key 1 is pressed
68         else if (switch3 && !butt1 && !buttPush)
69         begin
70             //Make buttpush 1, Increase volts/div for wave 2
71             buttPush <= 1;
72             shiftDown2 = shiftDown2 + 1;
73         end
74         //When switch 3 is 1, buttpush is 0, and key 0 is pressed
75         else if (switch3 && !butt0 && !buttPush)
76         begin
77             //Make buttpush 1, Decrease volts/div for wave 2
78             buttPush <= 1;
79             shiftDown2 = shiftDown2 - 1;
80         end
81         //Immediately after button is pushed, reest buttpush so that button only works on press not push
82         else if ((butt0 && butt1 && butt2 && butt3) && buttPush) begin
83             buttPush <= 0;
84         end
85     end
86 end

```

Figure 31: Controls_IP.v Part 3

```

1 // Code for holding position of waves on screen i.e. freezing the wave
2 always @ (posedge buttonClock)
3 begin
4     // Again on state 2
5     if (!switch9 && switch8)
6     begin
7         if (switch4 && !butt3 && !hold1)
8         begin
9             hold1 <= 1;
10        end
11        else if (switch4 && !butt2 && hold1)
12        begin
13            hold1 <= 0;
14        end
15        else if (switch4 && !butt1 && !hold2)
16        begin
17            hold2 <= 1;
18        end
19        else if (switch4 && !butt0 && hold2)
20        begin
21            hold2 <= 0;
22        end
23    end
24 end
25 // Code for changing time/div
26 always @ (posedge buttonClock)
27 begin
28     // Again on state 2
29     if (!switch9 && switch8)
30     begin
31         //When switch 5 is 1, buttpush is 0, and key 3 is pressed
32         if (switch5 && !butt3 && !buttPush1)
33         begin
34             //Make buttpush 1, Increase time/div for wave 1
35             buttPush1 <= 1;
36             sampleAdjust1 <= sampleAdjust1 + 1;
37         end
38         //When switch 5 is 1, buttpush is 0, and key 2 is pressed
39         else if (switch5 && !butt2 && !buttPush1)
40         begin
41             //Make buttpush 1, Decrease time/div for wave 1
42             buttPush1 <= 1;
43             sampleAdjust1 <= sampleAdjust1 - 1;
44         end
45         //When switch 5 is 1, buttpush is 0, and key 1 is pressed
46         else if (switch5 && !butt1 && !buttPush1)
47         begin
48             //Make buttpush 1, Increase time/div for wave 2
49             buttPush1 <= 1;
50             sampleAdjust2 <= sampleAdjust2 + 1;
51             //When switch 5 is 1, buttpush is 0, and key 0 is pressed
52         end
53         else if (switch5 && !butt0 && !buttPush1)
54         begin
55             //Make buttpush 1, Decrease time/div for wave 2
56             buttPush1 <= 1;
57             sampleAdjust2 <= sampleAdjust2 - 1;
58         end
59         //Immediately after button is pushed, reest buttpush so that button only works on press not push
60         else if ((butt0 && butt1 && butt2 && butt3) && buttPush1) begin
61             buttPush1 <= 0;
62         end
63     end
64 end
65 // Code for testWave on screen
66 always @ (posedge buttonClock)
67 begin
68     // State 3
69     if (switch9 && switch8)
70     begin
71         TWave_En <= switch0;
72     end
73 end
74 endmodule

```

Figure 32: Controls_IP.v Part 4

9.17 Appendix Q - Counter Module Code

```
1  /* Slower clock for FPGA_MiniProject
2  This module takes the default 50MHz clock & slows it to ~93Hz
3  N-Channel Oscilloscope */
4
5  module clockcounter(
6  input clock,
7  output [25:0] counterout
8  );
9  //Store output of the register
10 reg [25:0] counter = 0;
11 assign counterout = counter;
12 //Every clock cycle increase the counter by 1
13 always @(posedge clock) begin
14     counter <= counter + 1;
15 end
16 endmodule
```

Figure 33: Counter_IP.v

9.18 Appendix R - Measure Module Code

```
1  /* Measurements for FPGA_MiniProject
2  This module measures the voltage of the waves and dispalys it on the seven seg display
3  N-Channel Oscilloscope */
4
5  // All the inputs & outputs
6  module Measure(
7  input      buttonClock,
8  input [10:0] cursory1,
9  input [10:0] cursory2,
10 input [10:0] cursorex1,
11 input [10:0] cursorex2,
12 input [5:0]  sampleadjust1, //sample rate
13 input [5:0]  sampleadjust2,
14 input [3:0]  shiftDown1, //shrink
15 input [3:0]  shiftDown2,
16 input [1:0]  waveSel, //wave select to measure
17 input [2:0]  measurement, //0 - no measurement, 1 is cursor x, 2 is cursor y
18 //Number to be dispalyed on the 7 seg
19 output [13:0] num
20 );
21 //Difference in cursor values, initially 0
22 reg [13:0] deltay1 = 0;
23 reg [13:0] deltay2 = 0;
24 reg [13:0] deltax1 = 0;
25 reg [13:0] deltax2 = 0;
26 //Result 6, if nothing happens should see 6 on 7 seg display
27 reg [13:0] result = 6;
28 //Reg's to store result of wave in
29 reg [13:0] vx1 = 0;
30 reg [13:0] vx2 = 0;
31 reg [13:0] fy1 = 0;
32 //Num = Result
33 assign num = result;
34 //Delta x
35 wire [13:0] Diffx;
36 //Find Delta x - makes sure we get no -ve values
37 assign Diffx = (deltay1 < 0) ? deltay2 : deltay1;
38 //Delta y
39 wire [13:0] Diffy;
40 //Find Delta y
41 assign Diffy = (deltax1 < 0) ? deltax2 : deltax1;
42
43 always @(posedge buttonClock)
44 begin
45     if (waveSel == 0)
46     begin
47         //Get values of Delta's
48         deltay1 <= cursory1 - cursory2;
49         deltay2 <= cursory2 - cursory1;
50         deltax1 <= cursorex1 - cursorex2;
51         deltax2 <= cursorex2 - cursorex1;
52         //Caluclate voltage
53         vx1 <= (((shiftDown1)* (shiftDown1)) * Diffx);
54         //Store value in result
55         result <= vx1;
56     end
57     else if (waveSel == 1)
58     begin
59         deltay1 <= cursory1 - cursory2;
60         deltay2 <= cursory2 - cursory1;
61         deltax1 <= cursorex1 - cursorex2;
62         deltax2 <= cursorex2 - cursorex1;
63         //Caluclate voltage
64         vx2 <= (((shiftDown2)* (shiftDown2)) * Diffx);
65         //Store value in result
66         result <= vx2;
67     end
68 end
69 endmodule
```

Figure 34: Measure.v

9.19 Appendix S - VGA Module Original Team Code

This is the original code for the VGA IP which didn't work due to a 2ns time delay.

```
1 module VGA_drawPixel(
2     input      clock,
3     input      x_pos,
4     input      y_pos,
5     input [7:0] colour_R,
6     input [7:0] colour_G,
7     input [7:0] colour_B,
8     output     vga_hsync,
9     output     vga_vsync,
10    output [7:0] R,
11    output [7:0] G,
12    output [7:0] B
13 );
14
15 //parameters for 640x480
16 localparam clockspeed = 25000000;
17 localparam h_a=3800; //nanoseconds - Sync //3800
18 localparam h_b=1900; //nanoseconds - Backporch //1900
19 localparam h_c=25400; //nanoseconds - Display Interval //25400
20 localparam h_d=600; //nanoseconds - Front Porch //600
21 localparam v_a=2; //lines - Sync
22 localparam v_b=33; //lines - Backporch
23 localparam v_c=480; //lines - Display Interval
24 localparam v_d=10; //lines - Front Porch
25 localparam Horizontal_Size = 640;
26 localparam Vertical_Size = 480;
27
28
29 reg [9:0] screenPosition = 0;
30 reg [9:0] linePosition = 0;
31
32 //What the counters must count up to to switch at the correct time.
33 localparam integer h_a_endcount = clockspeed * (h_a * 0.000000001);
34 localparam integer h_b_endcount = clockspeed * (h_b * 0.000000001);
35 localparam integer h_c_endcount = clockspeed * (h_c * 0.000000001);
36 localparam integer h_d_endcount = clockspeed * (h_d * 0.000000001);
37 //localparam integer v_a_endcount = clockspeed * (v_a * 0.000000001);
38 //localparam integer v_b_endcount = clockspeed * (v_b * 0.000000001);
39 //localparam integer v_c_endcount = clockspeed * (v_c * 0.000000001);
40 //localparam integer v_d_endcount = clockspeed * (v_d * 0.000000001);
41
42 //calculate highest reg size required
43 localparam Hregsize_a = $clog2(h_a_endcount);
44 localparam Hregsize_b = $clog2(h_b_endcount);
45 localparam Hregsize_c = $clog2(h_c_endcount);
46 localparam Hregsize_d = $clog2(h_d_endcount);
47 localparam Vregsize_a = $clog2(v_a);
48 localparam Vregsize_b = $clog2(v_b);
49 localparam Vregsize_c = $clog2(v_c);
50 localparam Vregsize_d = $clog2(v_d);
51 localparam Hozregsize = $clog2(Horizontal_Size);
52 localparam Verregsize = $clog2(Vertical_Size);
53
54 //counter initialisations
55 reg [Hregsize_a:0] h_a_counter = 0;
56 reg [Hregsize_b:0] h_b_counter = 0;
57 reg [Hregsize_c:0] h_c_counter = 0;
58 reg [Hregsize_d:0] h_d_counter = 0;
59 reg [Vregsize_a:0] v_a_counter = 0;
60 reg [Vregsize_b:0] v_b_counter = 0;
61 reg [Vregsize_c:0] v_c_counter = 0;
62 reg [Vregsize_d:0] v_d_counter = 0;
63
64 //Positions counter initialisations
65 reg [Hozregsize:0] HozPixel = 0;
66 reg [Verregsize:0] VerPixel = 0;
67 //Indicator for section of signal
68 reg [2:0] HozsigIndicator = 0;
69 /*
70 0 - sync
71 1 - backporch
72 2 - data
73 3 - frontporch
74 */
75 reg [2:0] VerSigIndicator = 0; //Keep track of each counter.
76 reg VerSigOn = 0; //When 1 it will turn off colour signals
77 reg rstV = 0;
78 /*
79 0 - sync
80 1 - backporch
81 2 - data
82 3 - frontporch
83 */
84
85 //assign hsync. frame
```

Figure 35: Original VGA IP Part 1

```

1 assign vga_hsync = (HozsigIndicator == 0) ? 0 : 1;
2 assign R = (HozsigIndicator == 2 && VerSigOn == 0)? colour_R : 0;
3 assign G = (HozsigIndicator == 2 && VerSigOn == 0)? colour_G : 0;
4 assign B = (HozsigIndicator == 2 && VerSigOn == 0)? colour_B : 0;
5 //assign vsync
6 assign vga_vsync = (VerSigIndicator == 0 && VerSigOn == 1 && rstV == 0) ? 0 : 1;
7 //counters
8 always @(posedge clock) begin
9     //if sync
10    if (HozsigIndicator == 0) begin
11        if (h_a_counter == h_a_endcount) begin
12            h_a_counter <= 0;
13            HozsigIndicator <= 1;
14        end else begin
15            h_a_counter <= h_a_counter + 1;
16        end
17    end
18
19    //if backporch
20    if (HozsigIndicator == 1) begin
21        if (h_b_counter == h_b_endcount) begin
22            h_b_counter <= 0;
23            HozsigIndicator <= 2;
24        end else begin
25            h_b_counter <= h_b_counter + 1;
26        end
27    end
28
29    //if data
30    if (HozsigIndicator == 2) begin
31        if (h_c_counter == Horizontal_Size) begin //changed to work with counting pixels
32            h_c_counter <= 0;
33            HozsigIndicator <= 3;
34            if (VerSigOn == 0) begin
35                VerPixel <= VerPixel + 1;
36            end else begin
37                VerPixel <= 0;
38            end
39        end else begin
40            h_c_counter <= h_c_counter + 1;
41        end
42    end
43
44    //if frontporch
45    if (HozsigIndicator == 3) begin
46        if (h_d_counter == h_d_endcount) begin
47            h_d_counter <= 0;
48            HozsigIndicator <= 0;
49        end else begin
50            h_d_counter <= h_d_counter + 1;
51        end
52    end
53
54 end
55
56 //Pixel Counter & V Sync
57 always @(posedge clock) begin
58     ///Counter
59     if (VerSigOn == 0) begin
60         //always one behind
61         if (h_c_counter == 640 || vga_hsync == 0 || VerSigOn == 1) begin
62             HozPixel <= 0;
63         end
64         else begin
65             HozPixel <= h_c_counter + 1;
66         end
67     end
68     if (VerSigOn == 0 && vga_hsync == 1 && HozsigIndicator == 1) begin
69         if (VerPixel >= Vertical_Size) begin
70             VerSigOn <= 1;
71         end
72     end
73
74     if (rstV == 1) begin
75         VerSigOn <= 0;
76     end
77 //end
78
79 //##### V SYNC #####
80
81 end
82
83 //VerPixel == 0;
84 reg rstcounter = 1;

```

Figure 36: Original VGA IP Part 2


```

1 //Vsync
2 always @(posedge vga_hsync) begin
3
4     if (VerSigOn == 1 && rstV == 0) begin
5         //if sync
6         if (VerSigIndicator == 0) begin
7             if (v_a_counter == v_a) begin
8                 v_a_counter <= 0;
9                 VerSigIndicator <= 1;
10            end else begin
11                v_a_counter <= v_a_counter + 1;
12            end
13        end
14
15        //if backporch
16        else if (VerSigIndicator == 1) begin
17            if (v_b_counter == v_b) begin
18                v_b_counter <= 0;
19                VerSigIndicator <= 2;
20            end else begin
21                v_b_counter <= v_b_counter + 1;
22            end
23        end
24
25        //if data
26        else if (VerSigIndicator == 2) begin
27            if (v_c_counter == v_c) begin
28                v_c_counter <= 0;
29                VerSigIndicator <= 3;
30            end else begin
31                v_c_counter <= v_c_counter + 1;
32            end
33        end
34
35        //if frontporch
36        else if (VerSigIndicator == 3) begin
37            if (v_d_counter == v_d) begin
38                v_d_counter <= 0;
39                VerSigIndicator <= 0;
40                rstV <= 1;
41            end else begin
42                v_d_counter <= v_d_counter + 1;
43            end
44        end
45    end
46
47    if (rstV == 1) begin
48        rstcounter <= rstcounter + 1;
49        if (rstcounter == 1) begin
50            rstcounter <= 0;
51            rstV <= 0;
52        end
53    end
54
55 end
56 endmodule

```

Figure 37: Original VGA IP Part 3

References

- [1] TerasIC, *TerasIC DE1-Soc User Manual*. TerasIC, 2014.
- [2] M. Stump, “Verilog vga clock controller,” Jun 2012, accessed April 2019. [Online]. Available: <https://github.com/mstump/verilog-vga-controller/blob/master/src/clock.v>
- [3] “Split up a four-digit number in verilog.” [Online]. Available: <https://stackoverflow.com/questions/22882882/split-up-a-four-digit-number-in-verilog>