

Instituto Tecnológico De Estudios Superiores de Monterrey

Laboratorio de Sistemas Digitales Avanzados

Controller & Integración.

Héctor Javier Pequeño A01246364

Prof. Emilio Caballero

Links Github:

Controller Código Fuente:

 $\underline{https://github.com/HectorPequeno06/HectorPequeno06/blob/master/Calculadora\%20 Maximo-comun-divisor/Controller.vhdl}$

Integración Código fuente:

 $\underline{https://github.com/HectorPequeno06/HectorPequeno06/blob/master/Calculadora\%20 Maximo-comun-divisor/Integracion.vhdI}$

Integración TestBench:

https://github.com/HectorPequeno06/HectorPequeno06/blob/master/Calculadora%20Maximo-comun-divisor/IntegracionTB.vhdl

Simulacion de la integracion al final del documento

Código Fuente Controller:

```
type state type is (50, 51, 52, 53, 54, 55);
signal state, nextstate : state_type;
```

Código fuente Integración:

```
■ Integracion.vhdl × ■ Register4bits.vhdl
      port(
    clk, reset: in std_logic;
            X_i: in std_logic_vector(3 downto 0);
Y_i: in std_logic_vector(3 downto 0);
Data_o: out std_logic_vector(3 downto 0)
architecture behavioral of integracion is component datapath is
                  X_sel: in std_logic;
Y_sel: in std_logic;
                  x_ld: in std_logic;
                  x_gt_Y: out std_logic;
                  X_eq_Y: out std_logic;
X_lt_Y: out std_logic
                  GO_i: in std_logic;
X_Mayor_Y: in std_logic;
X_igual_Y: in std_logic;
                  X_menor_Y: in std_logic;
                 X_ld: out std_logic;
                  O enb: out std logic
      end component;
signal O_enb: std_logic;
       signal X MAYOR Y, X IGUAL Y, X MENOR Y: std logic;
      signal X_sel, Y_sel:std_logic;
signal X_ld, Y_ld:std_logic;
                  X_i,
Y_i,
Y_ld,
                  o enb.
                  Data o,
                  X Mayor Y.
                   X_igual_Y,
                  X_MAYOR_Y,
X_IGUAL_Y,
                  X_MENOR_Y,
                  Y_sel,
X_ld,
                   Y_1d,
 end behavioral:
```

Integración TestBench:

```
Terminal Help
bSistemasAvanzados > HectorPequeno06 > Calculadora Maximo-comun-divisor > 
□ signal cik: std_logic := '0';
21 signal reset, Go_i: std_logic;
22 signal X_i, Y_i, Data_o : std_logic_vector(3 downto 0);
                     reset=>reset,
GO_i=>GO_i,
                     X_i=>X_i,
Y_i=>Y_i,
                     Data_o=>Data_o
                     clock: Process
                     --STIMULUS PROCESS
stim: process
                              reset <= '1';

GO_i <- '0';

X_i <= "1000";

Y_i <= "0001";

wait for 30 ns;
                               reset <= '0';

GO_i <= '1';

wait for 50 ns;
                               reset <= '1';

GO_i <= '0';

X_i <= "1010";

Y_i <= "0110";

wait for 20 ns;
                               reset <= '1';

GO_i <= '0';

X_i <= "0111";

Y_i <= "1011";
                               reset <= '0';
GO_i <= '1';
wait for 30 ns;
                               reset <= '1';

GO_i <= '0';

X_i <= "0101";

Y_i <= "1010";

wait for 30 ns;
                               GO_i <= '1';
wait for 30 ns;
           end behavioral:
```

```
Símbolo del sistema
                                                                                                                                         _ _
C:\GHDL\0.36-mingw64-llvm\bin\ghdl.exe: compilation error
  :\Users\Héctor Pequeño\Desktop\LabSistemasAvanzados\HectorPequeno06\Calculadora Maximo-comun-divisor>ghdl -a IntegracionTB.vhdl
IntegracionTB.vhdl:53:9: no declaration for "rst
IntegracionTB.vhdl:53:9: target is not a signal name
IntegracionTB.vhdl:57:9: no declaration for "rst"
IntegracionTB.vhdl:57:9: target is not a signal name
IntegracionTB.vhdl:63:9: no declaration for "rst"
IntegracionTB.vhdl:63:9: target is not a signal name
IntegracionTB.vhdl:67:9: no declaration for "rst
IntegracionTB.vhdl:67:9: target is not a signal name
 IntegracionTB.vhdl:73:9: no declaration for "rst
 IntegracionTB.vhdl:73:9: target is not a signal name
IntegracionTB.vhdl:77:9: no declaration for "rst'
IntegracionTB.vhdl:77:9: target is not a signal name
IntegracionTB.vhdl:83:9: no declaration for "rst"
IntegracionTB.vhdl:83:9: target is not a signal name
IntegracionTB.vhdl:87:9: no declaration for "rst
IntegracionTB.vhdl:87:9: target is not a signal name
C:\GHDL\0.36-mingw64-llvm\bin\ghdl.exe: compilation error
C:\Users\Héctor Pequeño\Desktop\LabSistemasAvanzados\HectorPequeno06\Calculadora Maximo-comun-divisor>ghdl -a IntegracionTB.vhdl
C:\Users\Héctor Pequeño\Desktop\LabSistemasAvanzados\HectorPequeno06\Calculadora Maximo-comun-divisor>ghdl -e IntegracionTB
C:\Users\Héctor Pequeño\Desktop\LabSistemasAvanzados\HectorPequeno06\Calculadora Maximo-comun-divisor>ghdl -r IntegracionTB --wave=Integrac
ionGHW.ghw --stop-time=250ns
  \integraciontb.exe:info: simulation stopped by --stop-time @250ns
C:\Users\Héctor Pequeño\Desktop\LabSistemasAvanzados\HectorPequeno06\Calculadora Maximo-comun-divisor>_
```

Simulación de la Integración:

