Instituto Tecnológico De Estudios Superiores de Monterrey

Laboratorio de Sistemas Digitales Avanzados

Teclado PS/2

Héctor Javier Pequeño A01246364

Prof. Emilio Caballero

Links Github:

Código Fuente PS/2:

https://github.com/HectorPequeno06/HectorPequeno06/blob/master/Keyboard/Keyboard.vhdl

Código Test Bench PS/2:

https://github.com/HectorPequeno06/HectorPequeno06/blob/master/Keyboard/Keyboard_Tb.vhdl

Teclado PS/2 Código Fuente:



Teclado PS/2 código Test Bench:



```
Edit  Selection  View  Go  Run  Terminal  Help                    Keyboar

Keyboard.vhdl   Keyboard_Tb.vhdl ×

LabSistemasAvanzados > HectorPequeno06 > Keyboard > Keyboard_Tb.vhdl

 1  library ieee;
 2  use ieee.std_logic_1164.all;
 3  use ieee.numeric_std.all;
 4  use ieee.std_logic_textio.all;
 5
 6  library std;
 7  use std.textio.all;
 8
 9
10  entity keyboard_tb is
11      constant period : time := 40 ns ; -- Señal de reloj de 25MHz
12      constant bit_period : time := 60 us ; -- Keyboard clock ~ 16.7 Khz max
13  end entity;
14
15  architecture arch of keyboard_tb is
16      component keyboard is
17          port(
18              kbd_clk, kbd_data, clk : in std_logic;
19              reset, enable : in std_logic;
20              scan_code : out std_logic_vector(7 downto 0);
21              scan_ready : out std_logic;
22              Error_paridad: out std_logic--señal para el error de paridad
23          );
24      end component;
25
26      signal clk : std_logic := '0';
27      signal reset : std_logic;
28      signal kbd_clk : std_logic := '1';
29      signal kbd_data : std_logic := 'H';
30      signal enable : std_logic := '0';
31      signal scan_ready : std_logic;
32      signal scan_code : std_logic_vector(7 downto 0);
33      signal parity_error: std_logic:='0';
34      type codes_types is array (natural range <>) of std_logic_vector (7 downto 0);
35      constant codes : codes_types := (x"15", x"1D");
36
37      begin
38
39      UUT : keyboard port map (kbd_clk, kbd_data, clk, reset, enable, scan_code, scan_ready );
40
41      -- Señal de reloj del sistema
42      clk <= not clk after (period / 2);
43      reset <= '1', '0' after period;
44
45      process
46          procedure send_code( sc : std_logic_vector(7 downto 0) ) is
47          begin
48              kbd_clk <= 'H';
49              kbd_data <= 'H';

ter*   ⊗ 0 ⚠ 0
```

Simulación PS/2