INSTITUTO TECNOLOGICO DE ESTUDIOS SUPERIORES DE MONTERREY

LABORATORIO DE SISTEMAS DIGITALES AVANZADOS

PROF. EMILIO CABALLERO

HECTOR JAVIER PEQUEÑO CHAIREZ

A01246364

SUBTRACTOR 4 BITS.

LINKS GITHUB:

Subtractor.vhdl:

 $\frac{https://github.com/HectorPequeno06/HectorPequeno06/blob/master/Subtractor4bits/Subtractor}{.vhdl}$

SubtractorTb.vhdl:

 $\frac{https://github.com/HectorPequeno06/HectorPequeno06/blob/master/Subtractor4bits/Subtractor}{Tb.vhdl}$

Subtractor 4 bits Tb:


https://github.com/HectorPequeno06/HectorPequeno06/blob/master/Subtractor4bits/Subtractor4BitsTb.vhdl

Subtractor 4 bits vhdl:


https://github.com/HectorPequeno06/HectorPequeno06/blob/master/Subtractor4bits/Subtractor4bits.vhdl

DISEÑOS LOGISIM.


FULL ADDER.



SUBTRACTOR 4 BITS




Simulación Subtractor VHDL



Código TB:

Código Fuente Subtractor:

Simulación Subtractor4Bits GTK wave:



Código TestBench:

Código Fuente:

```
■ Subtractor.vhdl
■ Subtractor4bits.vhdl ×
■ Subtractor4BitsTb.

■ Subtractor4BitsTb.
                                                                                                                                                                                                     LabSistemasAvanzados > HectorPequeno06 > Subtractor4bits > $\ \text{Subtractor4bits.vhdl} \\ 1 \quad \text{library ieee;} \\ 2 \quad \text{use ieee.std_logic_1164.all;} \end{all:}
 architecture behavioral of Subtractor4BitsTb is component Subtractor4bits port(
                                                                                                                                                                                                                              A: in std_logic_vector(3 downto 0);

B: in std_logic_vector(3 downto 0);

Bin: in std_logic_vector(3 downto 0);

Bout: out std_logic;

Sub: out std_logic;

Sub: out std_logic;
        A: in std_logic_vector(3 downto θ);
B: in std_logic_vector(3 downto θ);
Bin: in std_logic;
         Bout: out std_logic;
Sub: out std_logic_vector(3 downto 0)
SIGNAL B: std_logic_vector(3 downto 0) := "0000";
SIGNAL B: std_logic_vector(3 downto 0) := "0000";
SIGNAL Bin : std_logic := '0';
                                                                                                                                                                                                                                 Bout, Sub : out std_logic
SIGNAL Bout : std_logic;
SIGNAL Sub : std_logic_vector(3 downto 0);
                                                                                                                                                                                                                 );
end component;
signal Bouts: std_logic_vector(2 downto 0);
begin
--concurrent statements
         uut: Subtractor4bits Port map(
              ut: Subtractor4b:
A => A,
B => B,
Bin => Bin,
Bout => Bout,
Sub => Sub
                                                                                                                                                                                                                            SUB0: Subtractor port map(A(0), B(0), Bin ,Bouts(0) ,Sub(0)); SUB1: Subtractor port map(A(1), B(1), Bouts(0), Bouts(1), Sub(1)); SUB2: Subtractor port map(A(2), B(2), Bouts(1), Bouts(2), sub(2)); SUB3: Subtractor port map(A(3), B(3), Bouts(2), bout, Sub(3));
                          wait for 20 ns;
A<="0000";
B<="1011";
wait for 20 ns;
A<="1011";
                          A<= 1011';

B<="0000";

wait for 20 ns;

A<="0010";

B<="1011";

Bin<-1';
                            wait for 20 ns;
A<="1011";
B<="0010";
                          B<= 0010;
Bin<='1';
wait for 20 ns;
A<="0000";
B<="0000";
Bin<='0';
wait for 10 ns;
```