## INSTITUTO TECNOLOGICO DE ESTUDIOS SUPERIORES DE MONTERREY LABORATORIO DE SISTEMAS DIGITALES AVANZADOS

PROF. EMILIO CABALLERO

HECTOR JAVIER PEQUEÑO CHAIREZ

## A01246364

Registro de corrimiento 8 bits bidireccional 74LS194.

LINKS GITHUB

**FUENTE: REGISTRO 4 BITS** 

https://github.com/HectorPequeno06/HectorPequeno06/blob/master/ShiftRegister8/shiftregister4bits.vhdl

**TEST BENCH REGISTRO 4 BITS** 

https://github.com/HectorPequeno06/HectorPequeno06/blob/master/ShiftRegister8/shiftregister 4bitsTB.vhdl

**FUENTE: REGISTRO DE 8 BITS** 

https://github.com/HectorPequeno06/HectorPequeno06/blob/master/ShiftRegister8/shiftregister8bits.vhdl

**TEST BENCH REGISTRO 8 BITS** 


 $\frac{https://github.com/HectorPequeno06/HectorPequeno06/blob/master/ShiftRegister8/shiftregister}{8bitsTB.vhdl}$ 

```
entity shiftregister4bits is
       CLK: in std_logic;
       CLR: in std_logic;
       SR: in std_logic;
       SL: in std_logic;
       ABCD: in std_logic_vector(3 downto 0);
       S1,S2: in std_logic;
       Q: out std_logic_vector(3 downto 0)
architecture behavioral of shiftregister4bits is
    signal Qs : std_logic_vector(3 downto 0);
   Q<=Qs;
    process(clk)
            if clr='0' then
                Qs<="00000";
                elsif clr ='1' then
                    if CLK = '1' and CLK'event then
                            if S1='1' and S2='1' then
                               Qs <= ABCD;
                            elsif S1='0' and S2='1' and SR= '1' then
                                Qs<= '1' & ABCD(3 downto 1);
                            elsif S1='0' and s2='1' and SR='0' then
                                Qs<= '0' & ABCD(3 downto 1);
                            elsif S1='1' and S2='0' and S1 = '1' then
                                Qs<= ABCD(2 downto 0) & '1';
                            elsif S1='1' and S2='0' and S1 = '0' then
                                Qs<= ABCD(2 downto 0) & '0';
                            elsif S1='0' and S2='0' then
                               Qs<=ABCD;
                    end if;
           end if;
```

## Código TESTBENCH Registro de 4 Bits:

```
shiftregiste
shiftregister4bits.vhdl
                      .abSistemasAvanzados > HectorPequeno06 > ShiftRegister8 > ≡ shiftregister4bitsTB.vhdl
     library IEEE;
     use IEEE.std_logic_1164.all;
     entity shiftregister4bitsTB is
     architecture behavioral of shiftregister4bitsTB is
         component shiftregister4bits
                 CLK: in std_logic;
                 CLR: in std_logic;
                 SR: in std_logic;
                 SL: in std_logic;
                 ABCD: in std_logic_vector(3 downto 0);
                 S1,S2: in std_logic;
                 Q: out std_logic_vector(3 downto 0)
         end component;
     signal CLK: std_logic:='0';
     signal CLR: std_logic:='0';
     signal SR: std_logic:='0';
     signal SL: std_logic:='0';
     signal ABCD: std_logic_vector(3 downto 0):="0000";
     signal S1,S2: std_logic:='0';
     signal Q: std_logic_vector(3 downto 0);
                 CLK=>CLK,
                 CLR=>CLR,
                 SR=>SR,
                 ABCD=>ABCD,
                 S1=>S1,
                 S2=>S2,
                 Q=>Q
         CLOCK: process
                 CLK<='0';
```

Simulación del registro de corrimiento de 4 bits:



Código Fuente Registro de 4 Bits (UTILIZANDO INSTANCIAMIENTO):

```
1 library IEEE; std_logic_1164.all;

3 entity shiftregister8bits is
5 port(
6 CLK, CLR, SR, SL, S1, S2: in std_logic;
6 ABCDEFGH: in std_logic_vector(7 downto 0);
9 Q: out std_logic_vector (7 downto 0)
9 );
10 end entity;
11
12 architecture behavioral of shiftregister8bits is
13 component shiftregister4bits
14 port(
15 CLK: in std_logic;
16 CLK: in std_logic;
17 CLR: in std_logic;
18 SR: in std_logic;
19 St: in std_logic;
20 ABCD: in std_logic;
21 St: in std_logic;
22 Q: out std_logic-vector(3 downto 0);
23 St,52: in std_logic;
24 );
25 end component;
26 begin

SHIFIE: shiftregister4bits port map (CLK,CLR ,SR ,SL ,ABCDEFGH(3 DOMNTO 0),S1 ,S2 ,Q(3 DOMNTO 0));
SHIFIE: shiftregister4bits port map (CLK,CLR ,SR ,SL ,ABCDEFGH(7 DOMNTO 4),S1 ,S2 ,Q(7 DOMNTO 4));
18 end behavioral;
19 end behavioral;
20 end behavioral;
```

Código TESTBENCH Registro de 4 Bits (UTILIZANDO INSTANCIAMIENTO):

```
### Submengeneristant | Fahrequeristant | Fahreq
```

Simulación del registro de corrimiento de 8 bits:

