

Instituto Tecnológico De Estudios Superiores de Monterrey

Laboratorio de Sistemas Digitales Avanzados

Datapath

Héctor Javier Pequeño A01246364

Prof. Emilio Caballero

Links Github:

Datapath:

https://github.com/HectorPequeno06/HectorPequeno06/blob/master/Calculadora% 20Maximo-comun-divisor/Datapath.vhdl

MUX:

https://github.com/HectorPequeno06/HectorPequeno06/blob/master/Calculadora% 20Maximo-comun-divisor/MUX.vhdl

Comparator:

https://github.com/HectorPequeno06/HectorPequeno06/blob/master/Calculadora% 20Maximo-comun-divisor/comparator.vhdl

Register4bits:

https://github.com/HectorPequeno06/HectorPequeno06/blob/master/Calculadora% 20Maximo-comun-divisor/Register4bits.vhdl

Subtractor:

https://github.com/HectorPequeno06/HectorPequeno06/blob/master/Calculadora% 20Maximo-comun-divisor/subtractor.vhdl

^{**}Simulaciones adjuntadas en el Controller**

Código Fuente Datapath:

```
<u>R</u>un <u>T</u>erminal <u>H</u>elp
     ■ Datapath.vhdl × ■ Register4bits.vhdl ■ comparator.vhdl
        1 library IEEE;
2 use ieee.std_logic_1164.all;
                                 rst: in std_logic;
X_i: in std_logic_vector(3 downto 0);
Y_i: in std_logic_vector(3 downto 0);
                                Y_ld: in std_logic;
O_enb: in std_logic;
X_sel: in std_logic;
                                 X_ld: in std_logic;
Data_o: out std_logic_vector(3 downto 0);
                                X_eq_Y: out std_logic;
X_lt_Y: out std_logic
                               A: in std_logic_vector(3 downto 0);
B: in std_logic_vector(3 downto 0);
                               Bout: out std_logic;
Sub: out std_logic_vector(3 downto 0)
);
                end component;
component comparator is
                                    x, y : in std_logic_vector(3 downto 0);
x_Mayor_y, x_igual_y, x_menor_y : out std_logic;
Res: out std_logic_vector(3 downto 0)
                       port (
    D: in std_logic_vector(3 downto θ);
    clk: in std_logic;
    load: in std_logic;
    reset: in std_logic;
    Q: out std_logic_vector(3 downto θ)
}
                          ponter ray 13
port (
    x, y: in std_logic_vector(3 downto 0);
    sel: in std_logic;
    res: out std_logic_vector(3 downto 0)
                signal res: std_logic_vector(3 downto 0);
signal x1, x2, x3: std_logic_vector(3 downto 0);
signal y1, y2, y3: std_logic_vector(3 downto 0);
signal helper1, helper2: std_logic;
                          mux_X : MUX port map (X_i, x3, X_sel, x1);
mux_Y : MUX port map (Y_i, y3, Y_sel, y1);
                        reg_X : register4bits port map (x1, clk, X_ld, rst, x2);
reg_Y : register4bits port map (y1, clk, Y_ld, rst, y2);
                          Comp : comparator port map (x2, y2, X_gt_Y , X_eq_Y, X_lt_Y, res);
                          SUB1_X_Y: subtractor4bits port map (x2, y2, '0', helper1, x3); \\ SUB2_Y_X: subtractor4bits port map (y2, x2, '0', helper2, y3); \\
```

Verificación de Funcionamiento:

