

FPAAs & 130nm Std Cells & Tools

Georgia Institute of Technology (ATL & Metz)

Jennifer Hasler



Georgia Tech College of Engineering
**School of Electrical
and Computer Engineering**

TUESDAY SESSION: FPAAS & 130NM OPEN-SOURCE CELLS


SoC FPAA devices

<https://hasler.ece.gatech.edu>

https://hasler.ece.gatech.edu/Courses/ECE6435/exp_schedule.html

- J. Hasler, FPAA: History, Development, Classification: <https://youtu.be/2lsz9gi8Oz8>
- J. Hasler, Future of FPAA opportunities: <https://youtu.be/rpSdb88ubfk>
- J. Hasler & A. Natarajan, Intro Open-Source FPAA Toolset: <https://www.youtube.com/8SVdhztVroc>
- J. Hasler, Historical FG Perspective, <https://youtu.be/R8iV01KZch4>
- J. Hasler, FPAA Enabling Physical Computing, <https://youtu.be/IGzinnykZIw>

FPAA on-line Workshop: <http://hasler.ece.gatech.edu/FPAAWorkshop/index.html>





Okika: <https://okikadevices.com>

130nm Standard Cell


<https://gitlab.com/um-ece/ftl-lab/hilas/designs/mpw2>

<https://gitlab.com/um-ece/ftl-lab/hilas/designs/alice.git>

Synthesis tools: ASHES (1.5), <https://github.com/a-folabi/ashes>



EXISTING SOC FPAA EXPERIMENTAL SETUP



FPAA Tools

Adaptive
Q BPF
Test Bench



Measurement Output

Analog Discovery 2




FPAA Board


Laptop
Power

ANALOG PROGRAMMABILITY → FLOATING-GATE (FG) CIRCUITS


Floating Gate Circuit



Thicker Insulator pFET Tunneling Junction





Capacitor Options







Program FG charge once and holds for part lifetime
(i.e. 10 year lifetime = $10-100\mu V$)

Programmed to 14bit accuracy: e.g. $60\mu V$ on 1V supply



Floating-Gate (FG) circuit techniques enables
direct solution for mismatch (V_{T0}) (Standard CMOS)

LARGE SCALE FIELD PROGRAMMABLE ANALOG ARRAYS (FPAA)



SoC FPAA:
350nm CMOS

Partial List of Demonstrated FPAA Algorithms

Vector-Matrix Multiplication (VMM)
Acoustic and Bio sensor processing
Optimal Path Planning
Delay lines and linear phase filters

Analog Computing (e.g. ODE, $Ax=b$)
Neural interfacing and processing
Neural architectures
Spatiotemporal Beamforming

Embedded machine learning
Acoustic Inference and training
Compressed Sensing Reconstruction
IC security / Noise Generators


Switches =
FG crossbar

“Switches are not
Dead Weight”
(2007)

FPAA ROUTING → COMPUTATION


Classic
FPGA → CLB
Routing

Basic FPGA Concept




Basic
FPAA → CAB / CLB
Routing


FG enabled FPAA Concept






Practical FPGA with VMM Support



FG Routing Crossbar




Analog FG Programming → VMM




- Vector-Matrix Multiplication
- Current / Voltage Sources
- Synaptic arrays

- Passive Dendrites
- Resistive Networks
- and more....



IC design
transformed by
programmability


- Prog. FG biasing
- FG TA inputs
- GmC, Sub V_T Design
(no bank of passives)
- Configurable Design




Transconductance-C design

Advantages:

1. Highest bandwidth for given energy
2. Lowest Noise for given I_{bias}




Needs Programmability &
Linearity &
Offset compensation



Issues:

1. Setting Parameters (bias, cascodes)
2. Linearity / Distortion



Abstract Analog Circuits

Prog accuracy not by feedback

Transistor Centric Design







Few (to 0) passives
other than capacitors
Wide tuning range,
low-power / energy


Subthreshold Centric Design




PROG HOPF BIFURCATION CIRCUIT (FPAA)



FPAAs Acoustic Classification



Recognizing the word “Dark” (TIMIT): Command Word Recognition (2016)





Embedded learning & classification: $20\text{-}30\mu\text{W}$

Demonstrates 1000x Energy Efficiency,
100x Area Efficiency


< $23\mu\text{W}$ power

Classification +
On-Line Training



100% classification
[GOMAC 2016, ECAS 2018]

FPAAs Solving Linear Equations





$$C \frac{dV_l}{dt} = I_l - \sum_{k=1}^m G_{l,k} V_k$$

$$a_{l,k} = G_{l,k}/G_{min}$$



$$b_k = I_k/G_{min}, \tau = C/G_{min}$$

$$\tau \frac{d\mathbf{x}}{dt} + \mathbf{A}\mathbf{x} = \mathbf{b}$$




FPAAs Hopfield Networks


11




12 Variable Max Cut (analog weights)




24 Variable 3-SAT, sparse computation



4 city TSP (16 node network)




65nm CMOS Hopfield
(25x25 & 25x25 input)








0.5mm x
0.05mm

GT FG PROGRAMMING HISTORY





GT FG PROGRAMMING ARCHITECTURES

FPGA FG Programming Approach



FG SELECTIVITY IN 2D ARRAY



Isolation of single FG Device
in a 2D array




Hot-Electron Injection: ~0
disturb for array devices

Electron tunneling: row disturbs
Tunneling ~ strongest nonlinearity
(any other device is worse)

DIRECT VS. INDIRECT PROGRAMMING




- More switches & in signal path
- No Mismatch from programmed value



V_{T0} & κ mismatch


- Fewer Switches



Programming pFET with shutoff pFET to enable perfect selectivity without affecting the crossbar switch




Today's SoC: Used for most switch elements

FG-input Differential Amplifier




No switches in the I signal path, only gate input voltages

FPAA TOOL FRAMEWORK




Design
→ Hardware
→ Simulation

Used in classes
> 10 years



NEXT GENERATION ANALOG TOOLS & TARGETING FPAAS & PROGRAMMABLE ANALOG STANDARD CELLS

Analog & Mixed-Signal Standard Cells



HLS Application specification

Algorithms

Lowering



Lowering
& PnR

FPAA Tech File

GDSII
(New IC)

Targeted
FPAA

Existing FPAA



Custom device

[CAS I, Hasler, et. al, 2024]

[CICC, Mathews, et. al, 2024]


[ESSERC, Ayyappan 2025]

[Ige, Yang, et. al 2023]



[Hasler & Cao, 2024]

130NM STD CELL TEST STRUCTURE

eFabless “Caravan” analog project harness




Block	pins	shared analog	shared digital
Supply	3 (GND, V_{dd} , V_{inj}) 8 (drains,	3	2
Transistors	shared sources)	V_g	
FG characterization	V_d (inj), V_{out} Cap In (2)	V_{tun}	V_1 , V_{ref}
6 Sel Pins (64 cells)		V_{tun}	6
5 pin DAC	I_{out1}		
4 to 2 mux (TA out)	V_{TAout}		2
Total (29)	17	4	8




SKYWATER 130NM DEVICE DETAILS

1.8V NFET



(sky130_fd_pr_nfet_01v8)

1.8V PFET




(sky130_fd_pr_pfet_01v8)

Junction Diode Breakdown

N+ breakdown ~ 10.7-11.5V
P+ breakdown ~ 10.2-12V
HV N+ breakdown ~12-12.5V
HV P+ breakdown ~11.2-12V


Thick Insulator for FG retention

5/10.5V NFET



(sky130_fd_pr_nfet_g5v0d10v5)

5/10.5V PFET





(sky130_fd_pr_pfet_g5v0d10v5)

Conductor Sheet Resistances

Nwell connection ~ 550-1350Ω/square
N+ connection ~ 100-133Ω/square
P+ connection ~ 166-233Ω/square
Poly gate~ 40-55Ω/square (typical)

Li connection ~ 10-15Ω/square
M1 connection ~ 0.1-0.15Ω/square
M2 connection ~ 0.1-0.15Ω/square
M3 connection ~ 0.04-0.05Ω/square
M4 connection ~ 0.04-0.05Ω/square
M5 connection ~ 0.02-0.035Ω/square

CORE SKYWATER LAYER MAP




MIM capacitor (nwell)




2.2fF/ μ m²

(sky130_fd_pr_model_cap_mim)



130NM TRANSISTOR CURVES & PARAMETERS




(a)




(b)




ANALOG STANDARD CELLS & FG PROGRAMMABILITY






Tight FG arrays are essential everywhere
SWC 4x2 cell sets the pitch



FG CHARACTERIZATION STRUCTURE




FG CHARACTERIZATION STRUCTURE



130NM STANDARD CELL LIBRARY

Std Cell libraries fabricated in 350nm,
180nm ,130nm, 65nm, 28nm, 16nm CMOS



Analog Cells:


Cell Type

Variations

Name

Width


TA2Cell noFG




capacitorArray01




WTA4Stage01




DAC5bit01



Tgate4Double01




TRANSCONDUCTANCE AMPLIFIERS (TA)




Pitch and Width Matched to swc4x2cell


TA2SignalBiasCell



TA2Cell_NoFG



TA2Cell_1FG_Strong



TA2Cell_1FG

