
# HEICHIPS 2025


USB/CDC & spad\_env\_f\_bit



Luis Ardila **Brian Pachideh** Francisco Sayas Leo Moser


**Project Repository** 

#### Architecture overview




RTL from: <a href="https://github.com/ulixxe/usb\_cdc">https://github.com/ulixxe/usb\_cdc</a> (USB 2.0 - Full Speed)

#### Verification on Simulation



### Verification by doing FPGA emulation on Fomu



https://workshop.fomu.im/en/latest/index.html

### Benchmark using Fomu and python utility

Max 443.2 kB/s

```
python3 run.py

LFSR = 0x0

OK! 4 bytes transferred in 0.0 sec (12.4 kB/s)

OK! 100000 bytes transferred in 0.226 sec (443.2 kB/s)

OK! 100000 bytes transferred in 0.243 sec (411.6 kB/s)

b'1111111111'

b'Hello World!Hello World!Hello World!Hello World!Hello World!Hello World!

0000: 72 6c 64 21 48 65 6c 6c 6f 20 57 6f 72 6c 64 21 | rld!Hello World!

0010: 48 65 6c 6c 6f 20 57 6f 72 6c 64 21 48 65 6c 6c | Hello World!Hello World!

0020: 6f 20 57 6f 72 6c 64 21 48 65 6c 6c 6f 20 57 6f 72 6c 64 21 | rld!Hello World!

0030: 72 6c 64 21 48 65 6c 6c 6f 20 57 6f 72 6c 64 21 | rld!Hello World!

0040: 48 65 6c 6c 6f 20 57 6f 72 6c 64 21 48 65 6c 6c | Hello World!Hello World!

0050: 6f 20 57 6f 72 6c 64 21 48 65 6c 6c 6f 20 57 6f | o World!Hello World!

0060: 72 6c 64 21 48 65 6c 6c 6f 20 57 6f 72 6c 64 21 | rld!Hello World!


0070: 48 65 6c 6c 6f 20 57 6f 72 6c 64 21 48 65 6c 6c | Hello World!Hello World!
```

```
0390: 72 6c 64 21 48 65 6c 6c 6f 20 57 6f 72 6c 64 21 |
                                                        rld!Hello World!
03a0: 48 65 6c 6c 6f 20 57 6f 72 6c 64 21 48 65 6c 6c | Hello World!Hell
03b0: 6f 20 57 6f 72 6c 64 21 48 65 6c 6c 6f 20 57 6f |
                                                       o World!Hello Wo
03c0: 72 6c 64 21 48 65 6c 6c 6f 20 57 6f 72 6c 64 21 | rld!Hello World!
03d0: 48 65 6c 6c 6f 20 57 6f 72 6c 64 21 48 65 6c 6c |
                                                        Hello World!Hell
03e0: 6f 20 57 6f 72 6c 64 21 48 65 6c 6c 6f 20 57 6f |
                                                        o World!Hello Wo
03f0: 72 6c 64 21 48 65 6c 6c 6f 20 57 6f 72 6c 64 21 |
                                                        rld!Hello World!
0400: 72 6c 64 21
                                                        rld!
OK! 1028 bytes transferred in 0.003 sec (338.3 kB/s)
b'6bff70f634535064f37b754c281f6af7b0a120a7ab23aa56c72b8196963ea96c42c6208931
OK! 1028 bytes transferred in 0.005 sec (224.6 kB/s)
```

## Signal Reference


Heichips25 Template Signal	DIR	USB-CDC Signal	Notes
clk	I	clk_i	Clock 48MHz (single clock)
rst_n	I	rstn_i	Active-low reset
ena	I	unused	
ui_in[7:0]	I	in_data_i[7:0]	Data from eFPGA to USB core
uo_out[7:0]	0	out_data_o[7:0]	Data From USB core to eFPGA
uio_in[7:3]	I	unused	
uio_in[2]		spad_hit_async	Signal from the <b>spad_env_f_bit</b> core
uio_in[1]		out_ready_i	
uio_in[0]		in_valid_i	
uio_out[7]	0	env_bit	Signal from the <b>spad_env_f_bit</b> core
uio_out[6]		configured_o	
uio_out[5]		in_ready_o	
uio_out[4]		out_valid_o	
uio_out[3]		env_valid	Signal from the <b>spad_env_f_bit</b> core
uio_out[2:0]		<del>unused</del>	
uio_en[7:0]	0	0×F0	Bidirectional bus output enable
			fixed value with (4 outputs and 4 inputs)
usb_dp_en_o	0	tx_en_o	USB D+ enable (to output buff)
usb_dp_rx_i	I	dp_rx_i	USB D+ receive (from pad)
usb_dp_tx_o	0	dp_tx_o	USB D+ transmit (to pad)
usb_dn_en_o	0	tx_en_o	USB D- enable (to output buff)
usb_dn_rx_i	I	dn_rx_i	USB D- receive (from pad)
usb_dn_tx_o	0	dn_tx_o	USB D- transmit (to pad)
usb_dp_up_o	0	dp_up_o	USB D+ pull-up to external 1.5k res

### Architecture view after running synthesis using yosys




### Layout without template

Default template did not work since there are extra pins declared



### Layout with custom USB template

Dedicated USB pins located on the right



### Logo in GDS

using greyhound script to convert input PNG



#### DRC clean!





### eFPGA demo

Full "Hello world" example to connect with your designs

Sends "Hello World" characters

Simple fabric interface:

- in\_data[7:0]
- In\_valid, in\_ready
- out\_data[7:0]
- out\_valid, out\_ready

```
hello world 5 = "";
       hello world[6] = "W";
       hello world[7] = "o";
       hello world[8] = "r";
       hello_world[9] = "l";
       hello world[10] = "d";
    end
always @(posedge clk) begin
    if (!rst n) begin
        // Reset all stateful elements
       counter
                        <= 0:
       byte index <= 0;
       send enable <= 0;
       usb in data reg <= 0;
       usb in valid reg <= 0;
    end else begin
       counter <= counter + 1;
       if (counter >= 24'd12 000 000) begin
           counter
                       <= 0;
           byte index <= 0;
           send enable <= 1;
        end
       if (send enable && usb in ready) begin
           usb in data reg <= hello world[byte index];
           usb in valid reg <= 1;
           byte index <= byte index + 1;
```

#### WIP - cocotb testbench

```
ST info: dumpfile /home/user/work/heichips25-usb cdc/tb/sim build/heichips25 usb cdc.fst opened for outp
.00200.00ns INFO
                    cocotb
                                                        Starting USB CDC loopback test

✓ SOF test passed
.03520.00ns INFO
                    cocotb
13603.00ns INFO
                    cocotb
                                                        ✓ USB reset test passed
.13603.00ns INFO
                    cocotb
                                                        Testing loopback with 7 bytes
                                                        OUT transfer response: 10
24698.00ns WARNING
                    cocotb
29780.00ns WARNING
                    cocotb
                                                        IN transfer timeout - no device response
                                                        ✓ Loopback test 1 completed
29780.00ns INFO
                    cocotb
                                                        Testing loopback with 8 bytes
30780.00ns INFO
                    cocotb
                                                        OUT transfer response: 10
.42548.00ns WARNING
                    cocotb
47630.00ns WARNING
                                                        IN transfer timeout - no device response
                    cocotb
47630.00ns INFO
                    cocotb
                                                        ✓ Loopback test 2 completed
48630.00ns INFO
                    cocotb
                                                        Testing loopback with 4 bytes
57731.00ns WARNING
                    cocotb
                                                        OUT transfer response: 10
62813.00ns WARNING
                                                        IN transfer timeout - no device response
                    cocotb
.62813.00ns INFO
                    cocotb

✓ Loopback test 3 completed

✓ USB CDC loopback test completed successfully!


72113.00ns INFO
                    cocotb
72113.00ns INFO
                    cocotb.regression
                                                        usb cdc loopback test passed
```

#### Overall milestones achievements

- Physical verification made on Fomu FPGA board
- ASIC implementation fits into small project tile (500x200)
  - USB IP requires global clock of 48MHz
- Logo implemented in Topmetal 1 added by script as part of the final macro copy step
- spad\_env\_f\_bit project included as hardened macro


#### WIP:

- Example eFabric design for integration with other projects/modules
- Porting of loopback testbench to cocotb template for behav + gate level sim



Fomu FPGA Board

#### **Final GDS**



Certain layers were turned off to increase logo visibility

**Project Repository**