

# FazyRV-ExoTiny CCX

HeiChips'25

Spandan Das

Meinhard Kissich (@meiniKi)

Marcin Kowalczyk (@MPKowalczyk)

Matthias Musch (@matztron)

Muhammad Sabih

# TT06: FazyRV-ExoTiny



## FazyRV - ExoTiny

2 bit chunk size

QSPI XIP

7 (6) general-purpose inputs (outputs)

SPI peripheral, programmable CPOL



### INPUT

.. in3 in2 in1 in0  
.. in7 in6 in5 in4

### BIDIR

.. bi3 bi2 bi1 bi0  
.. bi7 bi6 bi5 bi4

### OUTPUT

.. ot3 ot2 ot1 ot0  
.. ot7 ot6 ot5 ot4

#### PMOD


in6 .. in0 inputs  
in7 .. SDI


#### ROM & PSRAM


bi0 cs\_rom\_n, bi1 sdo[0]  
bi2 sdo[1], bi3 sck  
bi4 sdo[2], bi5 sdo[3]  
bi6 cs\_ram\_n

#### GPO & SPI


ot5 .. ot0 outputs  
ot7 SDO, ot6 SCK








## FazyRV - ExoTiny (HeiChips'25)



# CCX Interface






# Smoke Test

- Implement an AND as CCX
- Modify the decoder

```
always_comb begin
    if ((instr_i[6:0] == 'b0110011) && (instr_i[14:12] == 'h7)) begin
        instr = {instr_i[21:15], 3'b0, instr_i[11:7], 7'h5B};
    end else begin
        instr = instr_i;
    end
end
```

- Run riscv-tests







```
Terminal - user@debian: ~/Git/oss-cad-suite/tests
File Edit View Terminal Tabs Help
Received nibble 3: 0x0
Response signal active - sending last output nibble
Received nibble 4: 0x0
✓ PASS: Received 20 (0x000014), Expected 20 (0x000014)
DEBUG: current_test=4, TEST_NUMBER=6

==== Test 4 ====
Testing clear functionality - adding pairs then clearing
  Pair 0: 100 + 200 = 300 (0x0064 + 0x00c8)
  Pair 1: 300 + 400 = 700 (0x012c + 0x0190)
Expected result: 1000 (0x0003e8)
  Sending pair 0: 100 + 200
  Sending pair 1: 300 + 400
  Sending clear command
  Received nibble 0: 0x8
  Received nibble 1: 0xe
  Received nibble 2: 0x3
  Received nibble 3: 0x0
  Response signal active - sending last output nibble
  Received nibble 4: 0x0
✓ PASS: Received 1000 (0x0003e8), Expected 1000 (0x0003e8)
DEBUG: current_test=5, TEST_NUMBER=6

==== Test 5 ====
Testing clear functionality - adding pairs then clearing
  Pair 0: 10 + 10 = 20 (0x000a + 0x000a)
  Pair 1: 20 + 20 = 40 (0x0014 + 0x0014)
  Pair 2: 30 + 30 = 60 (0x001e + 0x001e)
Expected result: 120 (0x000078)
  Sending pair 0: 10 + 10
  Sending pair 1: 20 + 20
  Sending pair 2: 30 + 30
  Sending clear command
  Received nibble 0: 0x8
  Received nibble 1: 0x7
  Received nibble 2: 0x0
  Received nibble 3: 0x0
  Response signal active - sending last output nibble
  Received nibble 4: 0x0
✓ PASS: Received 120 (0x000078), Expected 120 (0x000078)
DEBUG: current_test=6, TEST_NUMBER=6
```





preliminary implementation

## **Physical Implementation**

- <https://github.com/meiniKi/heichips25-fazyrv-exotiny>

## **FazyRV ExoTiny SoC**

- <https://github.com/meiniKi/fazyrv-exotiny>

## **FazyRV RISC-V Core**

- <https://github.com/meiniKi/fazyrv>

## **Watchdog**

- <https://github.com/matztron/WdgRV>

## **TT06 SoC**

- <https://github.com/meiniKi/tt06-FazyRV-ExoTiny>