

C.3 — Tape-out cell-parameter recommendation (v2, 2026-05-03)

Audience: Mario Lanza (KAUST tape-out lead), Sebastian Pazos. **Source:** PyTorch BSIM4 port (Phase A closed) + B.5 benchmark findings (z102, z104, z105, z107) post-Phase-A-closure. **Status:** v2 — supersedes v1 (2026-05-03 00:13). Changes vs v1 are flagged inline. Pending: thick-oxide card data drop from Pazos (A.12), full Hopfield N-scaling sweep.

Changes vs v1:

- Risk #3 (NARMA-10 deferred) → **RESOLVED** by z107 result; rewritten to capture the κ -bracket finding.
 - Routing-topology section now specifies the $\kappa \leftrightarrow R_{\text{bulk}}$ mapping requirement and the coupling-resistor range/resolution.
 - Limitations & open issues updated accordingly.
-

Headline (unchanged)

Tape out two coupled-routing variants of the same cell — one "isolated" (no inter-cell routing fabric) and one "coupled" (shared-bulk-rail between nearest-neighbor cells, externally disconnectable through a digitally tunable resistor). The B.5 benchmarks show NS-RAM is genuinely task-class-dependent: temporal benchmarks (memory capacity, NARMA-10, XOR) benefit from recurrence; spatial associative benchmarks (Hopfield) benefit from decoupled per-cell channels. A single tape-out that supports both regimes maximises the value-per-die for the next mask cycle.

Cell geometry (unchanged)

Variant	M1 (W/L)	M2 (W/L)	Body	DNW	Notes
Thin-ox	0.18 / 0.13 μm	0.18 / 1.8 μm	floating	yes	matches Sebas's existing M2 card; 21 fJ/cycle, 6.7 fJ/spike, 46 μm^2
Thick-ox	0.18 / 0.13 μm	0.5 / 1.8 μm , t_{ox} 7 nm	floating	yes	needed for $\text{VG2} \in [2.5, 3.0] \text{ V}$; A.12 card pending

Routing topology — UPDATED with $\kappa \leftrightarrow R_{\text{bulk}}$ mapping

Two test arrays per die plus a hybrid sub-array, sharing the same cell layout:

1. **Isolated array** (32×32, 1024 cells) — every cell's bulk floats independently. Use case: Hopfield-style associative recall, multi-class spatial classification. The B.5 Hopfield benchmark hit acc 0.69 vs chance 0.33 with this topology; recurrence at $\kappa=0.03$ *hurts* (z105, paired $t = -2.45$).
2. **Shared-bulk-rail array** (32×32, 1024 cells, 4-neighbor mesh) — every cell's bulk node connects to its 4 nearest neighbors through a digitally tunable resistor R_{bulk} . Use case:

memory capacity, NARMA-10, temporal-XOR. The B.5 MC benchmark lifted MC from 0.22 → 1.10 (z102, paired t = +7.4); NARMA-10 went from NRMSE 1.07 → 0.95 (z107, paired t = −9.4) with software W_{rec} .

$\kappa \leftrightarrow R_{\text{bulk}}$ requirement (NEW in v2):

The optimal κ values measured in our pyport were:

z102 MC: $\kappa \approx 0.03$ at $N=10$, $\rho = 1/\sqrt{N}$ (≈ 0.32)
 z107 NARMA-10: $\kappa \approx 0.003$ at $N=100$, $\rho = 0.9$

The shared-bulk-rail equivalent is the time constant $\tau_{\text{coupling}} = R_{\text{bulk}} \cdot C_{\text{body_eff}}$ (where $C_{\text{body_eff}}$ is the effective per-cell body capacitance $\approx 5\text{--}10$ fF per Pazos's thin-ox card). For a 2D mesh where each cell connects to deg neighbors through R_{bulk} , the per-step Vb mixing is

$$\alpha_{\text{total}} = 1 - \exp(-\text{deg} \cdot dt / (R_{\text{bulk}} \cdot C_{\text{body_eff}}))$$

with $\text{deg} = 4$ for a nearest-neighbor 2D mesh, $\text{deg} = 1$ for a single shared common rail. **This 4× factor was missed in v2's first numerical pass and is restored here per the O12 oracle review.** For $dt = 10$ ns and $C_{\text{body_eff}}$ in 5–10 fF:

4-neighbor mesh ($\text{deg} = 4$): $\kappa_{\text{eff}} = 0.003 \Leftrightarrow R_{\text{bulk}} \approx 1.3\text{--}2.7$ GΩ $\kappa_{\text{eff}} = 0.030 \Leftrightarrow R_{\text{bulk}} \approx 130\text{--}260$ MΩ $\kappa_{\text{eff}} = 0.300 \Leftrightarrow R_{\text{bulk}} \approx 11\text{--}22$ MΩ

single shared rail ($\text{deg} = 1$): $\kappa_{\text{eff}} = 0.003 \Leftrightarrow R_{\text{bulk}} \approx 330\text{--}670$ MΩ $\kappa_{\text{eff}} = 0.030 \Leftrightarrow R_{\text{bulk}} \approx 33\text{--}67$ MΩ $\kappa_{\text{eff}} = 0.300 \Leftrightarrow R_{\text{bulk}} \approx 3.3\text{--}6.7$ MΩ

We adopt the **2D 4-neighbor mesh** as the canonical topology (it preserves the spatial-locality structure of the W_{rec} matrix used in the pyport sweeps). **Revised v2.2 R_{bulk} requirement (widened from v2.1's 10 MΩ–4 GΩ):** digitally tunable from ≈ 1 MΩ to ≈ 100 GΩ (5 decades), with at least 10-bit logarithmic resolution (~ 1.4 % per code). This wide range is *deliberately generous*: see Caveat #5 below; the v2.1 numerical R_{bulk} values are pyport coupling-model values, not silicon predictions. The M9 characterization will identify the *actual* silicon operating point within this range.

Caveats (added with the v2.1 fix):

1. The α_{total} formula is a small-signal first-order estimate; precise correspondence requires a circuit-level transient analysis with the actual measured C_{body} . The M9 fan-out test structure provides this calibration in silicon.
2. The pyport κ multiplies a *random* W_{rec} drawn from $N(0, 1/\sqrt{N})$ (or spectral-radius-controlled to $\rho=0.9$ in z107). A uniform 4-neighbor positive-conductance network is *not* spectrally equivalent to a random matrix; the M9 measurement must therefore calibrate the silicon coupling against the software prediction (this is exactly the project's central scientific deliverable per Risk #1).
3. At the top of the R_{bulk} range, off-state subthreshold leakage and body-junction diode leakage may set an effective floor above the digital-pot's nominal high; the mask should budget margin for this and provide an option for an external lab-mode pot during the M9 characterization phase.
4. Above $\alpha \approx 0.1$ the linearization $\alpha \approx \text{deg} \cdot dt / \tau$ used in earlier v2 numbers diverges from the exact form; we use the exact $1 - \exp(\dots)$ here.

5. **(NEW in v2.2, from z110/z113 findings 2026-05-03)** The pyport's *emergent* body-cap time constant lands at $\tau_{\text{body}} \approx 2.1\text{--}2.4\ \mu\text{s}$ across 10 of 12 sampled (VG1, VG2) operating points (z113; with $C_{\text{body}} = 1\ \text{fF}$, $R_{\text{internal}} \approx 2.1\ \text{G}\Omega$ in the implicit-Euler solver). Two regime-crossing outliers at strong-M2-on biases show non-monotonic decay and are not captured by a simple exponential fit. The uniform $2.1\ \mu\text{s}$ is set by the body-junction diode clamping V_{b_eq} at $+0.546\ \text{V}$ across most of the bias space; once V_b breaks free of that clamp the dynamic changes regime. This is three decades slower than Pazos's measured silicon $\tau_{\text{body}} \approx 0.7\ \text{ns}$. The α formula above is therefore a generic coupling model; its *numerical* R_{bulk} values are pyport-coupling-model values, not silicon predictions. The two physical mechanisms — software VG2 recurrence at the $\text{dt} = 10\ \text{ns}$ sample timestep, vs silicon shared-bulk-rail V_b diffusion at the body-cap timescale — are physically distinct, and only approximately equivalent in the small-signal limit. **The M9 fan-out characterization is the calibration step that establishes the actual silicon mapping, exactly as Risk #1 already states.**
6. **Hybrid sub-array** (16×16 , 256 cells) — half the rows isolated, half coupled, with row-mux to swap. Validates the task-class dichotomy *within a single die* and gives the M9 fan-out experiment a natural home.

Bias and sense (unchanged)

- VG1 bus: 0.0–1.2 V, 8-bit DAC per row.
- VG2 bus: -0.2 to $+1.0\ \text{V}$ (thin-ox) or $+1.0$ to $+3.0\ \text{V}$ (thick-ox), 10-bit DAC per row (10 bits needed because $\kappa=0.003$ corresponds to $0.03\ \text{V}$ quanta around $0.5\ \text{V}$).
- V_d : 0.0–2.0 V, single chip-wide DAC.
- Sense: I_d at the source rail via TIA, $1\ \text{nA}$ – $10\ \mu\text{A}$ dynamic range matching Sebas's 4-decade measurement setup.

v2.2 (2026-05-03 03:50, after z110 τ_{body} finding): R_{bulk} digital pot — **10-bit log over $1\ \text{M}\Omega$ – $100\ \text{G}\Omega$ (5 decades)**, was 8-bit over $10\ \text{M}\Omega$ – $4\ \text{G}\Omega$ in v2.1. The wider range is justified by the pyport-vs-silicon τ_{body} mismatch (z110: pyport $\approx 2\ \mu\text{s}$ at subthreshold; Pazos paper $\approx 0.7\ \text{ns}$ silicon — a 3-decade gap). Externally programmable per array; per-row programmability optional if area permits. Optional external lab-mode pot remains on the BOM for the M9 characterization phase.

Test structures — M9 fan-out (unchanged but now scoped)

10–30 cell linear fan-out, both bulk topologies (isolated, coupled). On-die per-cell I_d sense, shared 16-bit ADC. Sebas asked for this explicitly. With the $\kappa \leftrightarrow R_{\text{bulk}}$ mapping above, the M9 measurement goal becomes:

- Sweep R_{bulk} across the digital-pot range; measure MC (memory-capacity) and NARMA-10 NRMSE at each setting.
- Find the silicon optimum and compare to the pyport prediction.
- The measured silicon optimum tells us either (a) software recurrence and shared-bulk-rail are equivalent (the optimum settings agree within 1–2 decades), or (b) they are not (in which case the silicon measurement *replaces* the software prediction and we update the pyport accordingly).

Either outcome is a publishable result.

Milestones (unchanged scope, updated state)

- **M3 (Jun 2026):** finalize thick-ox cell card via Sebas's pending data drop; refit z91g on thick-ox regime; close remaining ~ 10 mV V_{th} gap on M1.
 - **M6 (Sep 2026):** complete B.5 benchmark suite at 4 sizes $\times$ isolated/coupled topology with 5-seed paired-t protocol now established at z102/z104/z105/z107.
 - **M9 (Dec 2026):** fan-out test structure on next mask; measure isolated vs coupled MC and Hopfield accuracy *in silicon*; calibrate $\kappa \leftrightarrow R_{bulk}$ mapping in silicon.
 - **M12 (Mar 2027):** full tape-out, 4-corner DC + transient characterization, cross-validation against PyTorch port.
-

Risks — UPDATED

1. **Software vs silicon recurrence equivalence is unproven.** The κ -mediated MC and NARMA-10 lifts (z102, z107) were demonstrated via *external* W_{rec} in software. Whether the on-die shared-bulk-rail topology reproduces those lifts in silicon is the **central scientific risk and the project's primary deliverable** — the M9 fan-out structure is the experiment that settles it. Either outcome is publishable.
 2. **Hopfield small-scale.** Reported at $N=10$, $M=3$ only. "Associative memory at scale" requires $N \geq 50$, $M \geq 30$. The N -scaling at $\kappa=0$ is the next pyport task; the silicon hybrid sub-array tests it directly at $N=256$.
 3. **NARMA-10 κ -sensitivity (RESOLVED in v2 — was open in v1).** z107 found the stable operating point at $\kappa=0.003$ (NRMSE 0.946 ± 0.018 , paired $t = -9.4$ vs $\kappa=0$). Chaos-onset between $\kappa=0.003$ and $\kappa=0.005$. The κ -bracket is narrow, which is the reason v2 specifies the digitally tunable R_{bulk} with logarithmic resolution near the low end.
 4. **Thick-ox card pending from Pazos (A.12).** All thick-ox claims here are PTM-extrapolation, not measurement.
 5. **Absolute task performance is below state-of-the-art.** MC = 1.10 vs theoretical max $\approx N = 10$. NARMA-10 NRMSE = 0.95 vs canonical-ESN literature 0.1-0.3. We measure relative *lifts*, not absolute SOTA. Closing the gap requires N -scaling, input-gain tuning, and biasing work scheduled for Phase B.
-

Footprint estimate (unchanged)

Two 32×32 cell arrays + 16×16 hybrid + 30-cell fan-out + DACs + sense + scan chain ≈ 0.6 mm² in 130 nm. Fits multi-project mask slot. Includes the new R_{bulk} digital pots (~ 10 k Ω^2 each, 6 total) at negligible area cost.

Open issues to resolve before mask drop — UPDATED

- [] Receive thick-ox cell BSIM4 card from Sebas (A.12).
- [] Receive 7-rate transient measurement data from Sebas (A.12).
- [x] **z107 NARMA-10 finer- κ sweep** — RESOLVED 2026-05-03.

- [] **Hopfield N-scaling at N=30, 50** confirms substrate-alone advantage.
- [] **C_body characterization** on a representative cell — needed to refine the $\kappa \leftrightarrow R_{\text{bulk}}$ mapping above.
- [] Sebas + Mario sign-off on isolated/coupled/hybrid array budget allocation and on the R_{bulk} digital-pot range.
- [] **Multi-class waveform B.5 benchmark** to close the 5/5 grid.

This document is research_plan/C3_tapeout_recommendation_v2.md. v1 written 2026-05-03 00:13 from the post-Phase-A, post-z105 evidence base; v2 written 2026-05-03 01:55 incorporating z107 results and the O11 oracle review's $\kappa \leftrightarrow R_{\text{bulk}}$ requirement; v2.1 patch applied 2026-05-03 03:00 fixing the 4-neighbor degree factor in the $\kappa \leftrightarrow R_{\text{bulk}}$ derivation per O12 oracle review; v2.2 patch applied 2026-05-03 04:00 widening R_{bulk} range (1 M Ω –100 G Ω) and adding caveat #5 after z110 measured the pyport-emergent $\tau_{\text{body}} \approx 2 \mu\text{s}$ vs Pazos's 0.7 ns silicon value.