


# VHDL User Guide

A reference for VHDL Design



Written by Christian Heimvik

# Contents

<b>1</b>	<b>Introduction</b>	<b>2</b>
<b>2</b>	<b>Constructs</b>	<b>2</b>
2.1	Operators . . . . .	2
2.2	Attributes . . . . .	3
2.3	map . . . . .	4
<b>3</b>	<b>Fundamental units</b>	<b>4</b>
3.1	library . . . . .	4
3.2	port . . . . .	5
3.3	generic . . . . .	5
3.4	entity . . . . .	6
3.5	component . . . . .	7
3.5.1	configure . . . . .	7
3.6	architecture . . . . .	8
3.7	package . . . . .	9
<b>4</b>	<b>Object classes</b>	<b>10</b>
4.1	constant . . . . .	10
4.2	variable . . . . .	10
4.3	signal . . . . .	10
4.4	file . . . . .	11
<b>5</b>	<b>Types</b>	<b>11</b>
5.1	Predefined types . . . . .	11
5.1.1	boolean . . . . .	11
5.1.2	bit . . . . .	11
5.1.3	integer . . . . .	11
5.1.4	real . . . . .	11
5.1.5	physical . . . . .	12
5.2	Custom types . . . . .	12
5.2.1	packet . . . . .	12
5.2.2	type . . . . .	12
5.2.3	subtype . . . . .	12
5.3	Composite types . . . . .	13
5.3.1	Constrained arrays . . . . .	13
5.3.2	Unconstrained arrays . . . . .	13
5.3.3	Multi-dimentional arrays . . . . .	13
5.3.4	record . . . . .	13
<b>6</b>	<b>Other things</b>	<b>14</b>
6.1	assert . . . . .	14
6.2	Resolution . . . . .	14

<b>7</b>	<b>Concurrent code</b>	<b>15</b>
7.1	generate . . . . .	16
7.2	block . . . . .	16
<b>8</b>	<b>Sequential code</b>	<b>17</b>
8.1	process . . . . .	18
8.2	procedure . . . . .	18
8.3	function . . . . .	19
8.3.1	Functions for overloading . . . . .	20
<b>9</b>	<b>Conventions</b>	<b>20</b>
9.1	Flip-flop . . . . .	20
9.2	State machines . . . . .	21
9.3	Test benches . . . . .	22
9.3.1	Clock signal generation . . . . .	22

## 1 Introduction

This document provides a comprehensive overview of VHDL and how it can be used. Document is based of the EBNF format of VHDL. In the document, parallel to other programming languages, for the most part Python, will be defined in the left margin as shown here. The most obvious parallels (constants, variables, ...) are excluded.

## 2 Constructs

### 2.1 Operators

Operands have to correspond to the operators that are defined for the operand. Various operators inherently in VHDL is given below.

Table 1: VHDL default operators. The difference between a logical and an arithmetic shift is that the new value is 1 in the arithmetic shift, 0 in the logical shift.

Operator	Description	Example (signal assigning)
<code>:=</code>	Variable assigning	<code>Z := A + B;</code>
<code>&lt;=</code>	Signal assigning	<code>Z &lt;= A + B;</code>
<code>+</code>	Addition	<code>Z &lt;= A + B;</code>
<code>-</code>	Subtraction	<code>Z &lt;= A - B;</code>
<code>*</code>	Multiplication	<code>Z &lt;= A · B;</code>
<code>/</code>	Division	<code>Z &lt;= A/B;</code>
<code>mod</code>	Modulo	<code>Z &lt;= A modulo B;</code>
<code>rem</code>	Remainder	<code>Z &lt;= A remainder B;</code>
<code>and</code>	Bitwise and	<code>Z &lt;= A and B;</code>
<code>or</code>	Bitwise or	<code>Z &lt;= A or B;</code>

Operator	Description	Example (signal assigning)
<code>nand</code>	Bitwise nand	$Z \leq A \text{ nand } B;$
<code>nor</code>	Bitwise nor	$Z \leq A \text{ nor } B;$
<code>xor</code>	Bitwise xor	$Z \leq A \text{ xor } B;$
<code>xnor</code>	Bitwise xnor	$Z \leq A \text{ xnor } B;$
<code>=</code>	Equality	$Z \leq A = B;$
<code>/=</code>	Inequality	$Z \leq A \neq B;$
<code>&lt;</code>	Less than	$Z \leq A < B;$
<code>&lt;=</code>	Less than or equal	$Z \leq A \leq B;$
<code>&gt;</code>	Greater than	$Z \leq A > B;$
<code>&gt;=</code>	Greater than or equal	$Z \leq A \geq B;$
<code>not</code>	Logical not	$Z \leq \neg A;$
<code>shift left</code>	Shift left	$Z \leq A \ll B;$
<code>shift right</code>	Shift right	$Z \leq A \gg B;$
<code>rol</code>	Rotate left	$Z \leq \text{rol}(A, B);$
<code>ror</code>	Rotate right	$Z \leq \text{ror}(A, B);$
<code>sll</code>	Shift left logical	$Z \leq \text{sll}(A);$
<code>srl</code>	Shift right logical	$Z \leq A \text{ srl } B;$
<code>sla</code>	Shift left arithmetic	$Z \leq A \text{ sla } B;$
<code>sra</code>	Shift right arithmetic	$Z \leq A \text{ sra } B;$
<code>abs</code>	Absolute value	$Z \leq \text{abs } A;$

Note that the operator has to be defined for its operands.

## 2.2 Attributes

An attribute returns a value containing information about a data vector. In python this would be functions called on lists to give information about the list's properties.



Table 2: Different attributes to an array `x` and what it returns.  
Note that some of these, especially the search variants are not so easily synthesizable.

Attribute	Description	Example
<code>x'left</code>	Returns the leftmost index of the range	<code>x'left = 2</code>
<code>x'right</code>	Returns the rightmost index of the range	<code>x'right = 0</code>
<code>x'low</code>	Returns the lowest array index	<code>x'low = 0</code>
<code>x'high</code>	Returns the highest array index	<code>x'high = 2</code>
<code>x'range</code>	Returns the range of the array or vector	<code>x'range = 2 downto 0</code>
<code>x'length</code>	Returns the number of elements in the range	<code>x'length = 3</code>
<code>x'ascending</code>	Returns true if the range is ascending	<code>x'ascending = false</code>
<code>x'delayed(T)</code>	Returns a signal delayed by time T	<code>y &lt;= x'delayed(10 ns);</code>
<code>x'stable(T)</code>	True if signal <code>x</code> has not changed in time T	<code>if (x'stable(5 ns)) then</code>
<code>x'quiet(T)</code>	True if no event has occurred on <code>x</code> in time T	<code>if (x'quiet(5 ns)) then</code>
<code>x'last_event</code>	Time since last event on signal <code>x</code>	<code>if (x'last_event &gt; 10 ns) then</code>

Attribute	Description	Example
x'last_value	Last value of signal x before the current event	y <= x'last_value;
x'active	True if x is active (usually '1')	if (x'active) then
x'event	True when an event has occurred on signal x	if (x'event) then
x'pos(V)	Returns the position number of value V	x'pos(1) = 2
x'val(P)	Returns the value at position P	x'val(2) = '1'
x'succ(V)	Returns the successor of value V	x'succ('0') = '1'
x'pred(V)	Returns the predecessor of value V	x'pred('1') = '0'
x'leftof(V)	Returns the value to the left of V	x'leftof('1') = '0'
x'rightof(V)	Returns the value to the right of V	x'rightof('0') = '1'
A'left(x)	Returns the value at the left border in dimension x	A'left(1) = 1
A'right(x)	Returns the value at the right border in dimension x	A'right(1) = 4
A'range(x)	Returns the range in dimension x	A'range(1) = 1 to 4
A'length(x)	Returns the length in dimension x	A'length(1) = 4

## 2.3 map

The map after a generic or port statement connects specific values or signals to the placeholders defined in an entity or component. This ensures that the design's inputs and outputs are correctly linked to their intended connections.

- **Syntax:**

```
1 ... map (*from signal/variable* => *to signal/variable*)
```

- **Example:**

```
1 generic map (width => 32)
2 port map (in1_uut => out1_tb)
```

## 3 Fundamental units

### 3.1 library

The library statement defines a library to access VHDL packages and functions. However, objects from libraries are not automatically visible; explicit inclusion with the use clause is required to access specific items. Without the use clause, even if the library is defined, its contents are not visible.

- **Syntax:**

```
1 library *library name*\{...\}
2 use *library name*.(identifier | all) ;
```

- **Example:**

```
1 library ieee;
2 use ieee.std_logic_1164.all;
```

## 3.2 port

Ports define how the entity communicates with other components or systems, specifying the types of signals it can accept or produce. This is analogous to specifying of which types each of the parameters has in C or C++.

- **Syntax:**

```
1 port ( port_name : mode data_type );
```

where the different modes are: in, out, inout, buffer. **NB: inout requires resolution.**<sup>1</sup>

- **Example:**

```
1 port(in1, in2 : in std_ulogic := '1';
2     twoway : inout std_logic := 'Z';
3     buffout : buffer std_ulogic;
4     out1 : out std_ulogic);
```

## 3.3 generic

Enables parameter-passing in entities. This makes the entity (the interface of our circuit to the externals) flexible and reusable. Think of the entity as the function itself, and the parameter list in Python is the generics in VHDL.

- **Syntax:**

```
1 generic(*name of signal/variable* : *type*)
```

- **Example:**

```
1 --Entity definition:
2 entity reg is
3     generic(width:positive);
4     port(d : in std_logic_vector(0 to width-1);
5         q : out std_logic_vector(0 to width-1);
6         clk,rst : in std_logic);
7 end entity reg;
8
9 --*Architecture definition*
10
11 --Use in another architecture:
12 WIDE_REG: entity work.reg(behaviour)
13     generic map (width <= 32);
14     port map ( q => wide_out, d=> wide_in, rst => reset, clk => clock);
```

---

<sup>1</sup>In VHDL, **resolution** refers to the process of determining the final value of a signal when multiple sources drive it simultaneously, typically using a predefined or user-defined resolution function to manage conflicts, especially for signals with the **inout** mode. Further discussed in section 6.2.

### 3.4 entity

Defines the external interface of a digital component or module. It specifies the inputs, outputs, and any other ports of the module but does not include the internal implementation details. Think of this as a parameter list to our function in python, specifying which way each of the parameters take.

- **Syntax:**

```
1  -- Definition:
2  entity *entity_name* is
3      generic (*parameter_list*);
4      port (*port_list*);
5  end entity *entity_name*;
6
7  -- Architecture:
8  architecture *architecture_name* of *entity_name* is
9  begin
10     -- Behavioral or structural description of the entity
11     -- Concurrent statements
12 end architecture *architecture_name*;
13
14 -- Instantiation:
15 *label*: entity work.*entity_name*(*architecture_name*)
16     generic map (*parameter_mapping*)
17     port map (*port_mapping*);
```

- **Example:**

```
1  -- Definition:
2  entity xor_gate is
3      port (
4          in1, in2 : in std_logic;
5          out1 : out std_logic
6      );
7  end entity xor_gate;
8
9  -- Architecture:
10 architecture behavior of xor_gate is
11 begin
12     out1 <= in1 xor in2; -- Simple XOR gate functionality
13 end architecture behavior;
14
15 -- Instantiation:
16 architecture behavior_tb of xor_tb is
17     signal signal1, signal2 : std_logic;
18     signal result : std_logic;
19 begin
20     DUT: entity work.xor_gate(behavior)
```

```

21     port map (
22         in1 => signal1,
23         in2 => signal2,
24         out1 => result
25     );
26 end architecture behavior_tb;

```

### 3.5 component

The **component** statement is something that we can use to modularize only the **instantiation** of an entity. The **component** statement does not affect the entity definition, nor the architecture defining the functionality of the entity.

- **Syntax:**

```

1  --Definition:
2  component *component name* is
3      generic (*parameter list*);
4      port (*port list*);
5  end component *component name*
6
7  --Instantiation:
8  *label*: *component name*
9      generic map (*parameter mapping*)
10     port map (*port mapping*);

```

- **Example:**

```

1  architecture test_xor of test_bench is
2      signal In1, In2, Out1, Out2 : bit;
3      component xor_comp is
4          port(In1, In2 : in bit; Out1 : out bit);
5      end component xor_comp;
6  begin
7      DUT : component xor_comp
8          port map( In1, In2, Out1 );
9  end architecture test_xor;

```

#### 3.5.1 configure

However, to tie the component to the already defined and functional defined architecture of the entity, we must configure the component we the entity to the component using the **configuration** statement.

- **Syntax:**

```

1  configuration *configuration name* of *calling entity name* is
2      for *calling architecture name*

```



```

3       for *label* : *callee component name*
4           use entity work.*callee entity name*;
5       end for;
6   end for;
7 end configuration *configuration name*;

```

- **Example:**

```

1 configuration test_config of test_bench is
2     for test_xor
3         for DUT : xor_comp
4             use entity work.xor_gate(structure);
5         end for;
6         for others : xor_comp
7             use entity work.xor_gate(behavior);
8         end for;
9     end for;
10 end configuration test_config;

```

The configuration may be done outside the upper level architecture.

### 3.6 architecture

Architecture describes the implementation of the entity (or the interface). It contains the actual logic and behavior of the module and is analogous to the actual content of the function in python.

- **Syntax:**

```

1 architecture *architecture name* of *entity name* is
2     --Declarations
3 begin
4     --Concurrent statements
5 end architecture_name;

```

Declarations can be signals, variables, constants, types, subtypes, components or files. Concurrent statements can be whatever happens concurrently, as long as it defines the behaviour of the entity (which is the purpose of the architecture).

- **Example:**

```

1 architecture structure of xor_gate is
2     signal internal1, internal2: std_ulogic;
3 begin
4     U0: entity work.and_gate(behavior)
5         port map (in1, in2, internal1);
6     U1: entity work.nor_gate(behavior)
7         port map (in1, in2, internal2);
8     U2: entity work.nor_gate(behavior)

```

```

9      port map (internal1, internal2, out1);
10 end architecture structure ;

```

In the example, 3 components U0, U1, and U2 gets instantiated concurrently to implement the different entities.

### 3.7 package

A **package** is used to group related declarations, such as types, constants, signals, components, functions, and procedures, into a single, reusable unit. This modular approach enhances code organization, reusability, and maintainability. Packages can be compiled separately and then used in different parts of a VHDL design by referencing them with the **use** statement.

- **Syntax:**

```

1  --Package definitions
2  package *package name* is
3      --Declarations
4  end package *package name*;
5
6  --Package implementation
7  package body *package_name* is
8      --Implementations of functions and procedures
9  end package body *package_name*;

```

- **Example:**

```

1  -- Package Header
2  package My_Package is
3      constant WIDTH : integer := 8;
4      type My_Array is array (0 to WIDTH-1) of std_logic;
5      function Add_One (A: integer) return integer;
6  end package My_Package;
7
8  -- Package Body
9  package body My_Package is
10     function Add_One (A: integer) return integer is
11     begin
12         return A + 1;
13     end function Add_One;
14 end package body My_Package;
15
16 -- Using the package in an architecture
17 library IEEE;
18 use IEEE.std_logic_1164.all;
19 use work.My_Package.all;
20

```

```

21 architecture Behavioral of MyModule is
22     signal Result : integer;
23 begin
24     Result <= Add_One(3); -- Calls the function from the package
25 end Behavioral;

```

## 4 Object classes

### 4.1 constant

Permanently defined values that remain unchanged throughout the simulation.

- **Syntax:**

```

1 constant *name* : *data_type* := *value*;

```

- **Example:**

```

1 constant WIDTH : integer := 8;

```

### 4.2 variable

Values that can change immediately within a process. Try to make the intermediates as much as you can, as they make the simulation faster, as no  $\Delta$ -delay is present. Are only available **inside processes**. When assigned, the variable changes **immediately**.

- **Syntax:**

```

1 variable *name* : *data_type* := *initial_value*;

```

- **Example:**

```

1 variable count : integer := 0;

```

### 4.3 signal

Values that change after a delay or explicitly specified timing. When assigned, the assignment will be added to the event queue, where the variable will be assigned to the value the assigner has **now**, but will be assigned **after** the process is suspended.

- **Syntax:**

```

1 signal *name* : *data_type* := *initial_value*;

```

- **Example:**

```

1 signal clk : std_logic := '0';

```

## 4.4 file

Used for long-term storage and retrieval of data, loaded at runtime and written to during simulation.

- **Syntax:**

```
1 file *file_name* : text open *mode* is "*file_path*";
```

- **Example:**

```
1 file my_file : text open write_mode is "output.txt";
```

# 5 Types

## 5.1 Predefined types

### 5.1.1 boolean

- **Description:** A result of an evaluation of `=`, `/=`, `<`, `<=`, `>` or `>=`.
- **Example:**

```
1 chip_en := ( address_bus = chip_id );
```

### 5.1.2 bit

- **Description:** A result of an evaluation of `and`, `or`, `nand`, `nor`, `xor`, `xnor` or `not`.
- **Example:**

```
1 '0' and '1' = '0'
```

### 5.1.3 integer

An integer.

- **Example:**

```
1 signal *signal_name* : integer;  
2 variable *variable_name* : integer;
```

### 5.1.4 real

A 32-bit floating point with mantissa and exponent. **NB: Not easily synthesizable!**

- **Example:**

```
1 signal *signal_name* : real;  
2 variable *variable_name* : real;
```

### 5.1.5 physical

Value with denomination.

- **Example:**

```
1 physical *type_name* is *unit*;
```

## 5.2 Custom types

### 5.2.1 packet



Different types bundled together into one. Analogous to **structs** in C and C++.

- **Example:**

```
1 package Numbers is
2     type small_number_A is range 0 to 255;
3     type small_number_B is range 0 to 255;
4     subtype byte_1 is small_number_A range 0 to 7;
5 end package;
6
7 use work.Numbers.all;
```

### 5.2.2 type

A custom type definition.

- **Example:**

```
1 type alu_func is (add, subtract, mult);
2 type octal_digit is ('0', '1', '2', '3', '4', '5', '6', '7');
3
4 variable alu_op : alu_func;
5 variable last_digit : octal_digit := '0';
```

For this to work with operators, operators for this newly given type will have to be defined.

### 5.2.3 subtype

Based on restricted subset of the values of an already defined type.

- **Example:**

```
1 subtype ibyte is integer range 0 to 255;
2 subtype probability is real range 0.0 to 1.0;
```



The subtype inherits the operators of the type it is based off. Similar to the **typedef** declaration in C.

## 5.3 Composite types

### 5.3.1 Constrained arrays

Indexed collection of data of the same type. One or more dimensions available.

- **Example:**

```
1 type be_word is array (0 to 15) of bit; --big endian
2 type le_word is array (15 downto 0) of bit; --little endian
3
4 signal buffer_register : be_word := (0 => '1', 1 => '0', 2 to 15 => '0');
5 signal buffer_register : le_word := (5, 20, 0, 6, 23);
6 --may also be variable or constant
```

### 5.3.2 Unconstrained arrays

Only declare the type of the index-value of an array, but not the range. Upon initializing the instance of the array we give it a length. It is only the **type** of array that is unconstrained, the different implementations are constrained.

- **Example:**

```
1 type sample s array (natural range <>) of integer --unconstrained
2 -- may also be std_logic_vector, signed and unsigned
3
4 subtype long_sample is sample(0 to 63); --init to constrained
```

### 5.3.3 Multi-dimensional arrays

An array that has several dimensions. Indexing is **row-major**.

- **Example:**

```
1 type matrix is array (0 to 3, 0 to 3) of real;
2 signal picture : matrix :=
3 (0 => (0 => 0.0, others => 4.0),
4 1 => (1 => 1.0, others => 5.0),
5 2 => (2 => 2.0, others => 6.0),
6 3 => (3 => 3.0, others => 7.0));
```

### 5.3.4 record

Combination of elements that may have different types. **NB: Not synthesizable!** But still may be applicable in testbenches.

- **Example:**

```

1 type time_stamp is record
2 min : integer range 0 to 59;
3 hour : integer range 0 to 23;
4 end record time_stamp;

```

## 6 Other things

### 6.1 assert

The **assert** statement is used to check a boolean expression and can optionally report an expression and specify a severity level if the condition is not met. Assertions help detect errors and provide meaningful messages during **simulation**. Synthesis tools often ignore assertions, but they can be used for simulation verification.

- **Syntax:**

```

1 assert boolean_expression
2 --report expression
3 --severity expression;
4
5 --severity levels are: note, warning, error, failure

```

- **Example Usage:**

```

1 -- Simple assertion without report and severity
2 assert current_value <= max_value;
3
4 -- Assertion with a report message
5 assert current_value <= max_value
6 report "current_value too large";
7
8 -- Assertion with a report message and severity level
9 assert current_value <= max_value
10 report "current_value too large"
11 severity warning;

```

### 6.2 Resolution

The resolution mechanism allows multiple drivers to control the same signal. The designer must specify how to resolve the value of the signal when driven by multiple sources.

A resolution function is used to specify how to resolve the signal value when multiple drivers are present. It takes an array of values and returns a single resolved value according to predefined rules.

- **Example:**

```

1 type simple_logic is ('0', '1');
2 type simple_logic_array is array (integer range <>) of simple_logic;
3 subtype std_simple_logic is resolve_simple_logic simple_logic;
4
5 function resolve_simple_logic (values : in simple_logic_array) return simple_logic
6 begin
7     -- Assume default value is '0'
8     return '0';
9 end function resolve_simple_logic;
10
11 --In signal declaration:
12 signal s1 : resolve_simple_logic simple_logic;
13 signal s2 : std_simple_logic;
14 --Both are resolved

```

## 7 Concurrent code

All code lines in an **architecture** is executed concurrently (each time a signal on the right side changes value). If a signal changes value, the value will be transferred to the other side after  $\Delta$ -delay. All constructions in section 7 are constructions that are **only** valid in a concurrent environment. VHDL has 3 different types of concurrent assignments.

- **Regular**

Regular assignment with either `:=` or `=>`.

- **Example:**

```

1 cs <= a xor b;
2 cv := a xor b;

```

- **Conditional**

Assignment based on some conditions. Parallel to assignment by `if`-statements (but concurrently) in python.

- **Example:**

```

1 cout <= '1' when a = '1' and b = '1' and cin = '0' else '0';

```

- **Selected**

One of many alternatives is selected. Parallel to assignment by `select-case` in python.

- **Example:**



```

1 eval <= a & b & cin;
2 with (eval) select cout <=
3 '1' when '110',
4 '1' when '101',
5 '1' when '111',
6 '0' when others;

```

## 7.1 generate

Generate is used to create multiple instances of a block of code, typically to instantiate components, processes, or concurrent statements repeatedly. Can only be used in concurrent regions of the code. We have two types of generate-statements:

- **for ... generate**

The **for-generate** statement allows you to repeat a block of code a specified number of times. Each iteration of the code is evaluated concurrently.

– **Example:**

```

1   gen: for i in 0 to 3 generate
2       C(i) <= A(i) and B(i);
3   end generate;

```

- **if ... generate**

The **if-generate** statement allows for the conditional generation of code blocks.

– **Example:**

```

1   gen: if USE_REG generate
2       Q <= D when rising_edge(clk);
3   end generate;

```

## 7.2 block

The block statement in VHDL groups concurrent statements and provides a local scope for signals, variables, and constants. It is used for modular design and hierarchical organization.

- **Example:**

```

1 architecture Behavioral of SimpleBlock is
2     signal A, B, C: std_logic;
3 begin
4     my_block: block
5     begin
6         C <= A and B;
7     end block my_block;
8 end Behavioral;

```

## 8 Sequential code

Code that runs sequentially needs to be placed into a process. The following constructions are **only** valid in a sequential environment.

- **if**

```
1 if a = '1' then
2     b <= '1';
3 else
4     b <= '0';
5 end if;
```

- **case**

```
1 case i is
2     when 0 => c <= '0';
3     when 1 => c <= '1';
4     when others => c <= 'Z';
5 end case;
```

Make sure to include **when others** to ensure we are covering all cases.

- **while**

```
1 while i < 5 loop
2     i := i + 1;
3 end loop;
```

- **for**

```
1 for j in 0 to 3 loop
2     a <= not a;
3 end loop;
```

- **wait**

```
1 wait on A;
2 wait until rising_edge(A);
3 wait for 10 ns;
```

On a **wait** statement, the process gets suspended, and only woken up again if triggered. We can only have one wait per process.

The expression **next** jumps to the next iteration of the loop. The expression **exit** exits the loop.

## 8.1 process

A process itself may be defined in a concurrent environment, **but within the process, the code is executed sequentially**. Processes can be either implicit or explicit.

- **Implicit process**

When no sensitivity is explicitly defined.

- **Example:**

```
1 internal1 <= in1 and in2;
```

- **Explicit process**

When we declare a process, and thus its sensitivity, explicitly. Here we must define its sensitivity explicitly to enable the triggering. Everything inside an explicit process is executed sequentially, but concurrently with other concurrent statements outside the process.

- **Syntax:**

```
1 *label*: process *list of signals to sense* is
2 -- Declarations
3 begin
4 -- Sequential statements
5 end process *label*;
```

- **Example:**

```
1 exProcess: process (C,D) is
2 signal A,B : std_logic;
3 begin
4     A <= C;
5     B <= D;
6     X <= A xor B
7     --Both executed sequentially
8 end process exProcess;
```

One could also do `wait on C, D, A, B;` to restart the process to make sure something happens on a change of any of these.

## 8.2 procedure

A procedure encapsulates a number of sequential statements, without returning anything. It is like a function in python without any return value.

- **Syntax:**



```

1 procedure *procedure name* (*parameter list*) is
2     --Declarations
3 begin
4     --Sequential statements
5 end procedure *procedure name*;

```

- **Example:**

```

1 architecture behavior of entity_test is
2     signal A : integer := 1; signal B:integer:= 2; signal C:integer := 4;
3     signal D,E : integer;
4     procedure parameter_test(signal s_in:in integer;signal s_out: out integer) is
5     begin
6         ut <= A + inn;
7     end procedure parameter_test;
8 begin
9     parameter_test( B, D );
10    parameter_test( C, E );
11 end architecture behavior;

```

Note that without a resolution function, two or more procedures cannot drive the same signal. Also note that a procedure is executed sequentially, and a call to a procedure in a concurrent environment such as this

```

1     parameter_test( B, D );

```

, is interpreted as this

```

1 call_proc : process is
2 begin
3     parameter_test( B, D );
4     wait on B;
5 end process call_proc;

```

to ensure true sequential execution.

### 8.3 function

A function also encapsulates several sequential statements but returns a result opposing the procedure. It therefore must contain a **return** statement, and should be pure.

- **Syntax:**

```

1 function *function name* (*parameter list*) return *returntype* is
2     --Declarations
3 begin
4     --Sequential statements
5 end function *function name*;

```

- **Example:**

```
1 function and_gate (a:std_logic; b : std_logic) return std_logic is
2 begin
3     return a and b;
4 end function and_gate;
5
6 --Usage:
7 architecture Behavioral of MyModule is
8 begin
9     C <= and_gate(A, B);
10 end Behavioral;
```

### 8.3.1 Functions for overloading

Function overloading in VHDL allows you to define multiple functions with the same name but different parameter types. This feature enables more intuitive and flexible use of functions by adapting their behavior based on the types of the input arguments.

- **Example:**

```
1 function "+"(A: integer; B: bit_vector) return signed is
2     -- Function implementation here
3 end function "+";
4
5 architecture Behavioral of Entity_Test is
6     signal Int1, Int2, Int3 : integer;
7     signal Bv : bit_vector;
8     signal Signe : signed;
9 begin
10     Int3 <= Int1 + Int2; -- Uses the built-in "+" for integers
11     Signe <= Int1 + Bv; -- Uses the overloaded "+" function
12 end architecture Behavioral;
```

## 9 Conventions

### 9.1 Flip-flop

The convention of code for a (synchronous) flip-flop is as follows.

```
1 sync: process (clk) is
2 begin
3     if (clk'event and clk='1') then
4         if reset = '1' then
5             q <= '0';
6         else
```

```

7         q <= d;
8     end if;
9 end if;
10 end process;

```

## 9.2 State machines

We have the two types of state machines:

- **Moore Machine:** Outputs depend only on the current state. Outputs are synchronous.
- **Mealy Machine:** Outputs depend on the current state and the current input. Outputs are asynchronous.

When designing state machines one should

- Split the state machine into two processes: combinatorial and sequential.
- Use enumerated state vector for the state (possibly with defined Grey-decoding).
- Define a default state.
- Use reset of flip-flops to a known state.

Use the following convention.

```

1 entity fsm is
2     port (
3         i_sig : in std_logic;
4         rst   : in std_logic;
5         clk   : in std_logic;
6         o_sig : out std_logic);
7     end entity fsm;
8
9 architecture rtl of fsm is
10     type state is (IDLE, ONE, TWO, THREE);
11     signal curr_state, next_state : state;
12 begin
13     CombProc : process (i_sig, curr_state)
14     begin
15         case (curr_state) is
16             when IDLE =>
17                 --Setting NEXT STATE and OUTPUTS in this state
18             when others =>
19                 --Setting NEXT STATE and OUTPUTS other states
20                 --MUST BE INCLUDED!
21             end case;
22     end process CombProc;
23

```

```

24   SynchProc : process (rst, clk)
25       begin
26           --Setting CURRENT_STATE at edges or asynchronously
27       end if;
28   end process SynchProc;
29
30 end architecture rtl;

```

Storing data can be done in a state machine by adding a shift register and storing the desired data by control signals to the shift registers in each state.




Figure 1: The figure shows how one can control an data storage unit with the control signals of an FSM, rather than storing the data in the state bits themselves.

### 9.3 Test benches

Each test bench should instantiate the circuit it should test. Can apply stimuli from following sources.

- Generated stimuli directly in the test banch
- Read vectors from array
- Read vectors from file

And compare with the expected results. Possible, and desired to use two different versions of the architecture under test, and test both with outputs compared in comparator.

#### 9.3.1 Clock signal generation

Can be done by either doing

```

1 ClockFast <= not ClockFast after FastClockPeriod/2;

```

or

```
1 process begin
2 wait for (SlowClockPeriod * 0.6);
3 ClockSlow <= 1 ;
4 wait for (SlowClockPeriod * 0.4);
5 ClockSlow <= 0 ;
6 end process;
```