

System Design Document

Audio digital signal processor

BeCreative Minor



Busse Lommers

Robin van den Dungen

Mahmud Gürler

Silas Kamphuis

Hein Verhallen

Youri Tils

Ahmed Abdelrahim

Fontys Hogescholen, De Rondom 1, 5612 AP Eindhoven

April 28, 2023

Contents

1	Background	2
2	System context design	3
2.1	Front-end	3
2.2	Audio-DSP	3
2.3	Back-end	4
2.4	User interface	4
3	System Architecture	6
3.1	Audio-DSP	6
3.1.1	Signal processor	6
4	Detailed Design	8
4.1	Hardware Design	8
4.2	Software Design	8
5	System Interfaces	9
6	Human Machine Interface	10

List of Figures

2.1	System context diagram of the top-level	3
2.2	System context diagram of front-end design	4
2.3	System context diagram of Audio-DSP	4
2.4	System context diagram of back-end	5
3.1	Top-level architecture of audio-DSP	6
3.2	Signal processor architecture	7
3.3	Effect processor architecture	7

List of Tables

1	List of commonly used Abbreviations	1
---	---	---

Abbreviation List

Abbreviation	Explanation
-	-
-	-
-	-

Table 1: List of commonly used Abbreviations

Chapter 1: Background

When listening to music it is of great importance that the speakers are tuned to the environment and the position of the listener. This is necessary to achieve the best experience. If the speakers are not correctly tuned to the surrounding environment, a digital signal processor (DSP) is used to correct this. A DSP is a specialized processor which is used for digital signal processing.

In the audio world a DSP is used to optimize a sound system. For example some speakers have some imperfections and a DSP can be used to correct for these imperfections. It is also often used to add more dynamics to sound.

Chapter 2: System context design




Figure 2.1: System context diagram of the top-level

After the system requirement document has been approved, the system context diagram could be made (see figure 2.1). The block called "Audio DSP" is the heart of the system. This block represents the controller and thus the FPGA core. This system context design diagram fulfills all the requirements, including the should and could haves. Therefore the Audio-DSP has four analogue inputs, one USB input and six analogue outputs. The input select line is for selecting what line input you want on input channel 1 and 2. The user can either select a RCA or 6.35mm jack input on input channel 1 and 2.

With a user interface the user is able to configure the effect parameters, equalizer settings and volume of each channel. The user is also able to rearrange the position of effects in the effects loop per channel.

2.1 Front-end

2.2 Audio-DSP

The Audio-DSP block is made in the digital domain of the system (see figure 2.3). Therefore this block will be made in the FPGA. Each analogue input signal needs to be sampled in order for the system to be able to process the data. Thus each analogue input signal has a sampler block. The USB input signal has an USB decoder block as a sampler.

After the sampler blocks each sampled signal goes to six channels with each a 5 to 1 MUX (multiplexer). With this MUX the user is able to select what input signal will be processed




Figure 2.2: System context diagram of front-end design




Figure 2.3: System context diagram of Audio-DSP

in each channel. The chosen signal will then go to the signal processor block. In the signal processor block the input signal will be modified by the various configurable effects, equalizer and volume settings. These effects, equalizer and volume configurations can be configured by the user via the user interface.

After the signal has been modified by the signal processor block it will be fed out of the FPGA to the back-end of the system.

2.3 Back-end

2.4 User interface




Figure 2.4: System context diagram of back-end

Chapter 3: System Architecture

The lower level design of the system are explained in the architecture design of the system.

3.1 Audio-DSP




Figure 3.1: Top-level architecture of audio-DSP

3.1.1 Signal processor




Figure 3.2: Signal processor architecture




Figure 3.3: Effect processor architecture

Chapter 4: Detailed Design

4.1 Hardware Design

4.2 Software Design

Chapter 5: System Interfaces

Chapter 6: Human Machine Interface