# Plan of Approach

# Audio digital signal processor

BeCreative Minor



Busse Lommers
Robin van den Dungen
Mahmud Gürler
Silas Kamphuis
Hein Verhallen
Youri Tils
Ahmed Abdelrahim
Fontys Hogescholen, De Rondom 1, 5612 AP Eindhoven
March 1, 2023

### Contents

1	Background	2
<b>2</b>	Project result	3
	2.1 Must have (to be confirmed by research)	3
	2.2 Should have (to be confirmed by research)	4
	2.3 Could have (to be confirmed by research)	5
	2.4 Won't have (to be confirmed by research) $\dots \dots \dots \dots \dots \dots$	5
3	Project activities	6
	3.1 Planning	6
	3.2 Research	6
	3.3 Designing	7
	3.4 Testing	7
	3.5 Writing Documentation	7
	3.6 Budget tracking	7
	3.7 Activities	7
4	Project boundaries	10
5	Milestones	11
6	Quality assurance	13
7	Project organisation	14
8	Planning	15
9	Cost-benefit overview	16
10	Risk Analysis	17

# List of Figures

# List of Tables

1	List of common used Abbreviations	1
7.1	Role division	14
8.1	Planning	15
	risk analysis index	
10.2	Risk analysis	18

## **Abbreviation List**

Abbreviation	Explanation
DSP	Digital Signal Processor
ADC	Analog-to-Digital Converter
DAC	Digital-to-Analog Converter

Table 1: List of common used Abbreviations

### Chapter 1: Background

When listening to music it is of great importance that the speakers are tuned to the environment and the position of the listener. This is necessary to achieve the best experience. If the speakers are not correctly tuned to the surrounding environment, a digital signal processor (DSP) is used to correct this. A DSP is a specialized processor which is used for digital signal processing.

In the audio world a DSP is used to optimize a sound system. For example some speakers have some imperfections and a DSP can be used to correct for these imperfections. It is also often used to add more dynamics to sound.

### Chapter 2: Project result

The goal of this project is to research how to make an audio-DSP. This raises the main research question: "How to design an audio-DSP?". In the process of researching this an actual audio-DSP will be developed. From the main research question the following sub-research questions are derived:

- What is the best method for creating digital filters?
- What is the best method for creating digital effects?
- What is the most suitable anti-aliasing filter?
- What is the optimal needed roll-off for the anti-aliasing filter for a given bandwidth such that the noise can be negligible?
- What is the minimum sample frequency needed to capture the desired frequency spectrum?
- What is the minimum frequency range to be sampled to achieve sufficient detailed audio?
- What is the lowest allowable noise for decent audio?
- What ADC resolution is needed such that the quantization error and noise level are on par?
- What ADC and DAC architecture is most suitable for this application?
- What kind of processor is most suitable for this application?
- What is the permittable jitter for accurate audio?
- What is the maximum allowable ripple on the reference voltage for the ADC and DAC?
- How much RAM does the system need?
- How much flash does the system need?
- What power supply topology is best suited for each part of the system?

The project is conducted during the minor BeCreative at Fontys. This minor takes 20 weeks and allows the students to have a budget of  $\mathfrak{C}300$ ,-. Thus after 20 weeks starting from 6-2-2023 an audio-DSP will be delivered within a budget of  $\mathfrak{C}300$ ,-.

The audio system has some requirements to specify the final result. These requirements are derived with the "MoSCoW" method. It must be noted that the following requirements will be confirmed by the research that will be conducted.

#### 2.1 Must have (to be confirmed by research)

- Two RCA audio inputs which work on a line level of 4 dBu ( $\pm 1.74$  V).
- Two 6,35 mm TRS plug audio inputs which work on a line level of 4 dBu (±1,74 V).
- Two XLR audio inputs which work on a line level of 22 dBu ( $\pm 9.75$  V).

- USB type B audio input
- Two RCA audio outputs which work on a line level of 4 dBu ( $\pm 1.74$  V).
- Two 6,35 mm TRS plug audio outputs which work on a line level of 4 dBu ( $\pm 1,74$  V).
- Four XLR signal outputs work on a line level of 22 dBu ( $\pm 9.75$  V).
- The system has a bandwidth (±3 dB) of at least 20 Hz up and till 20 kHz without any filters applied.
- The system has an audio sample rate of at least 44.1 kHz.
- The ADC resolution should be at least 16-bit.
- The DAC resolution should be at least 16-bit.
- propagation time delay of less than 100 ms without any filters applied.
- User can select what input will be used via an user interface
- User can select up to 4 effects to be active in one channel at the same time
- User can configure each effects
- The system must work stand alone and be configurable via a basic graphical user interface.
- Effects configurable per output channel at least four different sound effects should be able to be applied to each signal output signal at the same time:
  - Distortion
  - Reverb
  - Gain
  - Equalizer
  - Delay

#### 2.2 Should have (to be confirmed by research)

- The system should have a bandwidth ( $\pm 1$  dB) of at least 20 Hz up and till 20 kHz without any filters applied.
- Audio sample rate of at least 96 kHz
- The ADC resolution should be at least 24-bit.
- The DAC resolution should be at least 24-bit.
- Six XLR signal outputs work on a line level of 22 dBu ( $\pm 9.75$  V).
- User can select up to 10 effects to be active in one channel at the same time.
- Low enough jitter to not influence the audio quality to much.
- Filters:
  - Tremelo
  - Flanger
  - Fuzz
  - Overdrive
  - Chorus
  - Compressor
  - Wah
  - Looper
  - Overdrive

- Wow and flutter
- Modulator
- Echo
- Fade in

### 2.3 Could have (to be confirmed by research)

- Audio sample rate of at least 192 kHz
- Touch screen user interface.

### 2.4 Won't have (to be confirmed by research)

• Self-made mains power supply.

### Chapter 3: Project activities

In order to realise this project, the activities need to be devised. describing the end-product in precise terms will make it easier to devise those tasks. These activities are:

- Planning
- Research
- Designing
- Testing
- Writing documentation
- Budget tracking

#### 3.1 Planning

The planning is one of the most important stages within the project activities, this gives you the broad overview over the whole project and what it is going to look like. In order to determine the activities, progress, costs, duration and delay of a project, a planning is of the essence. The planning will be divided into two separate parts:

- Global planning
- Personal (weekly or daily) planning

The global planning will be made in Gantt-chart style. The personal planning is freer of choice depended on the team member itself.

#### 3.2 Research

In chapter 2 Project result the research questions are described. Those questions need to be answered before specifying the things that are needed to start working on this project. This phase is especially important because of its responsibility that it carries in future development of the project. The better the research is done, the less wrongly things will be executed in the future stage of the project, which will save time. The research questions will be separated in two categories:

- The research questions that will be split into the team members that have the interest in the specific subject based on their PDP.
- The research questions that needed to be discussed in a group matter, so everyone is on par with the research and knowledge.

#### 3.3 Designing

During this stage most of the research will have been completed and the tasks will be divided into the team members. Depended on the PDP and the preferred modules the team members will work either together or alone on a module. While designing the other team members will be updated in the weekly meetings.

#### 3.4 Testing

After the design phase the modules will be put together and will be tested based on the test report.

#### 3.5 Writing Documentation

If all the necessary requirements (user and functional) are fulfilled and testing is done, the evidence will be put in the final report.

#### 3.6 Budget tracking

Fontys has provided us with a budget of €300, - for the completion of this project. The most expensive parts expected will be the processor, the ADC's and the DAC's.

#### 3.7 Activities

- Reporting
  - Creating SRD
  - Creating SDD
  - Creating MDD
  - Creating final report
- Researching research questions
  - Creating research document
- Designing
  - Design firmware:
    - \* Design input MUX
    - \* Design sampler
    - \* Design USB decoder
    - \* Design output MUX
    - \* Design signal processor:
      - Design effect manager
      - Design/model/simulate effects
      - Design/model/simulate filters

- \* Design controller
- Design hardware:
  - \* Design input selector
  - \* Design anti-aliasing filters
  - \* Design output filter
  - \* Design buffer
  - \* Design XLR balanced-to-unbalanced converter
  - \* Design XLR unbalanced-to-balanced converter
  - \* Design processor core
  - \* Design local power supplies
  - \* Design housing
- Design user interface
- Realisation
  - Program firmware:
    - \* Program ADC and DAC interface
    - \* Program sampler
    - \* Program USB decoder
    - \* Program MUX
    - \* Program signal processor:
      - · Program effect manager
      - · Program filters
      - Program effects
    - \* Program controller
  - Create hardware:
    - \* Create housing
    - \* Realize PCB
  - Program user interface
- Testing
  - Verify firmware:
    - \* Verify ADC and DAC interface
    - \* Verify Sampler
    - \* Verify USB decoder
    - \* Verify MUX
    - \* Verify signal processor:
      - Verify effects manager
      - Verify filters
      - · Verify effects
    - \* Verify controller
  - Verify hardware

- Verify user interface

# Chapter 4: Project boundaries

The needed mains power supply will not be made during this project and will be bought externally.

For the power supply a transformer is used to make a safe voltage.

### Chapter 5: Milestones

The following milestones will be achieved as a result of the project activities as in Chapter 3.

- Reports:
  - Research document
  - SRD
  - SDD
  - MDD
  - Final report
- Designs:
  - Firmware design:
    - \* Input MUX design
    - \* Sampler design
    - \* USB decoder design
    - \* Output MUX design
    - \* signal processor design
      - · Effect manager design
      - Effects design/model
      - Filters design/model
    - \* controller design
  - Hardware design:
    - \* Input selector design
    - \* Anti-aliasing filters design
    - \* Output filter design
    - \* Buffer design
    - \* XLR balanced-to-unbalanced converter design
    - \* XLR unbalanced-to-balanced converter design
    - \* processor core design
    - \* Local power supplies design
    - \* Housing design
  - User interface design
- Realistation:

#### - Firmware:

- $\ast\,$  Program ADC and DAC interface
- \* Program sampler
- $\ast$  Program USB decoder
- \* Program MUX
- \* Program signal processor
  - Program effect manager
  - · Program filters
  - · Program effects
- \* Program controller
- Hardware:
  - \* Housing
  - \* PCB
- User interface

## Chapter 6: Quality assurance

To assure that the quality is monitored the following things will be done:

- Version-control with GitHub
- Documents will be written in LaTeX
- Weekly activities will be monitored to guard the process.
- The PCB design will be made in KiCad
- C++ code is written with Microsoft Visual Studio

# Chapter 7: Project organisation

- Weekly meetings
- Roles within the project:
  - Communicator
  - Minute-taker
  - Chairman/project-leader
  - Accountant

Role	Assigned person	Back-up person
Communicator	Robin van den Dungen	Silas Kamphuis
Minute-taker	Ahmed Abdelrahim	Mahmud Gürler
Chairman/project-leader	Youri Tils	Robin van den Dungen
Accountant	Hein Verhallen	Silas Kamphuis
Editor	Busse Lommers	Hein Verhallen
Version-controller	Hein Verhallen	Youri Tils

Table 7.1: Role division

# Chapter 8: Planning

	Project Week Number																		
Activities	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
Reporting																			
Plan of Approach																			
Researching																			
Design firmware																			
Design hardware																			
Program user interface																			
Design user interface																			
Program firmware																			
Create hardware																			
Testing																			

Table 8.1: Planning

This planning will be a guideline through out this project. Small changes can be made in case that is necessary.

# Chapter 9: Cost-benefit overview

From Fontys we get a budget of  $\mathfrak{C}300$ , - for this project. The most expensive parts will be the FPGA, the ADC's and the DAC's.

# Chapter 10: Risk Analysis

There are many risks and reasons why a project might fail or go bad, A change in organizational priorities is the most common reason. A change in project objectives is also common as poor communication and unclear risk definition.

- Unclear or shifting goals.
- lack of planning.
- lack of follow up.
- timing issues
- Lack of risk management.
- Unsuitable tools.
- Too many unsuitable tools

For these reasons and many more, we've created an overall table with ratings which rate the opportunity/effect and risk.

	Very low	Low	Medium	High	Very high
Very likely	5	10	15	20	25
likely	4	8	12	16	20
possible	3	6	9	12	15
Unlikely	2	4	6	8	10
Rare	1	2	3	4	5

Table 10.1: risk analysis index

#	Risk	Action	Probability	Impact	Score
1	A group member lacks in	Code of Conduct created	4	2	8
	word/failed deadlines	and signed by everyone			
2	Clear file locations and	Weekly document track-	3	3	9
	easy to map	ing and documentation is			
		taken			
3	Behind schedule for lack	Ask for help in time from	4	3	12
	of knowledge or confusion	fellow group members or			
		teachers			
4	Running low on budget	Budget is documented	1	5	5
5	There is insufficient com-	Meetings scheduled 2-3	2	3	6
	munication in the group	times a week, Minutes and			
		notes are taken and up-			
		loaded up to date			
6	Clear results are missing	The stip planning clearly	4	2	8
		states which part you			
		need to complete to be on			
		schedule with your project			
		component			
7	Shortage in components	A delay in ordering or re-	2	5	10
		ceiving parts			
8	The planning of Fontys	Read documents carefully	4	2	8
	teaching material is incor-				
	rect				

Table 10.2: Risk analysis