```
module RAM(CS, WE, RE, Address, IN, OUT);
                                                  module SRAM test();
input CS,WE,RE;
                                                    reg CS, WE, RE;
input [2:0] Address;
                                                    reg [2:0] Address;
input [3:0] IN;
                                                    wire [3:0] OUT;
output [3:0] OUT;
                                                    reg [3:0] IN;
                                                    RAM TEST1(CS, WE, RE, Address, IN, OUT);
reg [3:0] RAM[0:7];
                                                    initial begin
reg [3:0] DIN, DOUT;
                                                    CS = 1'b1;
                                                    WE = 1'b1;
assign OUT = DOUT;
                                                    RE = 1'b1;
                                                    Address = 0;
always @(WE==1) begin // IF WE IS 1 WRITES
                                                    IN = 0;
DATA TO RAM LOCATION
                                                   end
    DIN = IN;
                                                    initial begin
    if (CS==1'b1) begin // CS SHOULD BE ALWAYS
                                                    #5 WE = 1'b0; RE = 1'b0; CS = 1'b1; IN =
1 IF 0 CHIP TURNS OFF
                                                  4'b1111; Address = 3'b001;
     RAM[Address] = DIN; // STORES DATA ON
                                                    #2 WE = 1'b1; RE = 1'b0; CS = 1'b1; IN =
RAM
                                                  4'b1111; Address = 3'b001;
                                                    #5 WE = 1'b0; RE = 1'b0; CS = 1'b1; IN =
   end
   end
                                                  4'b0001; Address = 3'b010;
                                                    #2 WE = 1'b1; RE = 1'b0; CS = 1'b1; IN =
always @(RE,Address) begin // ANY CHANGES
                                                  4'b0001; Address = 3'b010;
ON BOTH WILL CHECK CONDITIONS BELOW
                                                    #5 WE = 1'b0; RE = 1'b0; CS = 1'b1; IN =
    if (CS==1'b1 && RE==1 && WE == 0) begin //
                                                  4'b0011; Address = 3'b011;
IF TRUE READS DATA on RAM ADDRESS GIVEN
                                                    #5 WE = 1'b0; RE = 1'b1; CS = 1'b1; IN =
    DOUT = RAM[Address];
                                                  4'b0011; Address = 3'b001;
   end
                                                    #5 WE = 1'b0; RE = 1'b1; CS = 1'b1; IN =
   else DOUT = 4'bZZZZ; // SETS OUTPUT IN
                                                  4'b0011; Address = 3'b010;
IDLE / WAITING STATE
                                                    #5 WE = 1'b0; RE = 1'b1; CS = 1'b1; IN =
   end
                                                  4'b0011; Address = 3'b001;
                                                    //INPUT
endmodule
                                                    #5 WE = 1'b1; RE = 1'b0; CS = 1'b1; IN =
                                                  4'b0110; Address = 3'b111;
                                                    #5 WE = 1'b0; RE = 1'b0; CS = 1'b1; IN =
                                                  4'b1010; Address = 3'b011;
                                                    #5 WE = 1'b1; RE = 1'b0; CS = 1'b1; IN =
                                                  4'b1010; Address = 3'b011;
                                                    //OUTPUT
                                                    #5 WE = 1'b0; RE = 1'b1; CS = 1'b1; IN =
                                                  4'b0011; Address = 3'b111;
                                                    #5 WE = 1'b0; RE = 1'b1; CS = 1'b1; IN =
                                                  4'b0011; Address = 3'b011;
                                                    #80 $finish;
                                                    end
                                                  endmodule
```

