Milestone 3: Risc-V Processor

Computer Architecture

Prof. Cherif Salama

Hussein Elazhary 900200733

Eslam Tawfik 900215295

Milestone Breakdown

In Milestone 3 of the project, we worked on pipelining our 40 supported risc v instruction datapath architecture and ensuring proper handling of hazards. This includes data, structure, and control hazards. We did so by implementing a hazard detection unit and forwarding unit in order to mitigate some of these hazards, we also worked on implementing the datapath using a single memory architecture that we used a better hazard handling paradigm for which counts as one of our 2 bonus features. The second bonus feature implemented is an automatic test generator. We also re-tested our full instructions to ensure proper functionality of the CPU.


<u>Implemented and Tested Instructions</u>

All 40 instructions have been implemented:


	RV32I	Base Instru	uction S	et		
imm[31:12]			rd	0110111	LUI	
imm[31:12]				rd	0010111	AUIPC
imm[20 10:1 11 19:12]			rd	1101111	JAL	
imm[11:0]		rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:0]		rs1	000	rd	0000011	LB
imm[11:0]		rs1	001	rd	0000011	LH
imm[11:0]		rs1	010	rd	0000011	LW
imm[11:0]		rs1	100	rd	0000011	LBU
imm[11:0]		rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:0]		rs1	000	rd	0010011	ADDI
imm[11:0]		rs1	010	rd	0010011	SLTI
imm[11:0]		rs1	011	rd	0010011	SLTIU
imm[11:0]		rs1	100	rd	0010011	XORI
imm[11:0]		rs1	110	rd	0010011	ORI
imm[11:0]		rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND
fm pre		rs1	000	rd	0001111	FENCE
00000000000		00000	000	00000	1110011	ECALL
00000000001		00000	000	00000	1110011	EBREAK

According to: https://riscv.org/technical/specifications/


Single Cycle Datapath Block Diagram




Complete Pipelined Datapath Block Diagram with Hazard handling and Forwarding



Random Test Gen Sim



The above simulation screenshot shows the result of the random test generated. The test gen output looks like the following in the file it saves to:



The following screenshot shows the python code that generated this output:

```
def format_jal_immediate(binary_str):
           if len(binary_str) != 20:
raise ValueError("Input must be a 20-bit binary string.")
reordered = binary_str[0] + binary_str[10:20] + binary_str[9] + binary_str[1:9]
random_opcode = ["0110111", "0010111", "11011111", "1100011", "1000011", "0000011", "0100011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011", "0110011",
 readyinputs = []
  #generate up to 20 instruction program automatically
for _ in range(50):
            opcode = random.choice(random_opcode)
           u_imm = to_binary(random.randint(0, 64), 7)
i_imm = to_binary(random.randint(0, 64), 12)
            rd = to_binary(random.randint(1, 31), 5)
rs1 = to_binary(random.randint(1, 31), 5)
           rs2 = to_binary(random.randint(1, 31), 5)
shamt = to_binary(random.randint(1, 31), 5) # Shift amount for shift instructions
           # Generate final instruction

if opcode in ["0110111", "0010111"]: # LUI, AUIPC

| final_output = "0000000000000000" + u_imm + rd + opcode # Concatenate with 13 zeros

elif opcode == "1100111": # JALR

| final_output = i_imm + rsl + "000" + rd + opcode

elif opcode == "1101111": # JAL fixed

| final_output = str(format_jal_immediate(si_imm)) + rd + opcode
           elif opcode == "1100011": # Branch
funct3 = random.choice(random_funct3b)
             final_output = "0000000" + rs2 + rs1 + funct3 + b_imm + opcode
elif opcode == "0000011": # Load
            funct3 = random.choice(random_funct31)
final_output = i_imm + rs1 + funct3 + rd + opcode
elif opcode == "0100011": # Store
                    funct3 = random.choice(random_funct3s)
                        final_output = s_imm[:7] + rs2 + rs1 + funct3 + s_imm[7:] + opcode
f opcode == "0010011": # Immediate arithmetic/logical
             elif opcode ==
                        funct3 = random.choice(random funct3i)
                        if funct3 in ["001", "101"]: " Shift left/right
funct7 = "0000000" if random.randint(0, 1) == 0 else "0100000"
final_output = funct7 + shamt + rs1 + funct3 + rd + opcode
                        else:
             elif opcode ==
                         funct3 = random.choice(random_funct3r)
            if len(final_output) == 32:
    readyinput = ("mem[" +str(i)+ "] = 32'b" + final_output+";")
    print(final_output)
                         readyinputs.append(readyinput)
 file_name = "InstMemAuto.txt"
full_path = directory_path + "\\" + file_name
with open(full_path, 'w') as file:
    for instruction in readyinputs:
        file.write(instruction + "\n")
```

Code breakdown:

The provided Python script is designed to automatically generate a sequence of assembly instructions for a processor simulation. It works by randomly selecting different operation codes (opcodes) and corresponding parameters such as register identifiers and immediate values. The script includes specific functions to ensure that numbers are correctly formatted in binary. Once the instruction parameters are selected and formatted as well, they are assembled into a complete binary string that represents a full machine instruction. The script repeats this process multiple times, accumulating a list of instructions, which it then formats and writes to a file such that it can be imported immediately into Vivado for testing.