

Milestone 3: Risc-V Processor

Computer Architecture

Prof. Cherif Salama

Hussein Elazhary 900200733

Eslam Tawfik 900215295

Milestone Breakdown

In Milestone 3 of the project, we worked on pipelining our 40 supported risc v instruction datapath architecture and ensuring proper handling of hazards. This includes data, structure, and control hazards. We did so by implementing a hazard detection unit and forwarding unit in order to mitigate some of these hazards, we also worked on implementing the datapath using a single memory architecture that we used a better hazard handling paradigm for which counts as one of our 2 bonus features. The second bonus feature implemented is an automatic test generator. We also re-tested our full instructions to ensure proper functionality of the CPU.


Implemented and Tested Instructions

All 40 instructions have been implemented:


RV32I Base Instruction Set											
imm[31:12]					rd		0110111			LUI	
imm[31:12]					rd		0010111			AUIPC	
imm[20:10:1 11 19:12]					rd		1101111			JAL	
imm[11:0]					rs1	000	rd		1100111	JALR	
imm[12 10:5]		rs2	rs1	000	imm[4:1 11]	1100011		BEQ			
imm[12 10:5]		rs2	rs1	001	imm[4:1 11]	1100011		BNE			
imm[12 10:5]		rs2	rs1	100	imm[4:1 11]	1100011		BLT			
imm[12 10:5]		rs2	rs1	101	imm[4:1 11]	1100011		BGE			
imm[12 10:5]		rs2	rs1	110	imm[4:1 11]	1100011		BLTU			
imm[12 10:5]		rs2	rs1	111	imm[4:1 11]	1100011		BGEU			
imm[11:0]					rs1	000	rd		0000011	LB	
imm[11:0]					rs1	001	rd		0000011	LH	
imm[11:0]					rs1	010	rd		0000011	LW	
imm[11:0]					rs1	100	rd		0000011	LBU	
imm[11:0]					rs1	101	rd		0000011	LHU	
imm[11:5]		rs2	rs1	000	imm[4:0]	0100011		SB			
imm[11:5]		rs2	rs1	001	imm[4:0]	0100011		SH			
imm[11:5]		rs2	rs1	010	imm[4:0]	0100011		SW			
imm[11:0]					rs1	000	rd		0010011	ADDI	
imm[11:0]					rs1	010	rd		0010011	SLTI	
imm[11:0]					rs1	011	rd		0010011	SLTIU	
imm[11:0]					rs1	100	rd		0010011	XORI	
imm[11:0]					rs1	110	rd		0010011	ORI	
imm[11:0]					rs1	111	rd		0010011	ANDI	
0000000					shamt	rs1	001	rd		0010011	SLLI
0000000					shamt	rs1	101	rd		0010011	SRLI
0100000					shamt	rs1	101	rd		0010011	SRAI
0000000					rs2	rs1	000	rd		0110011	ADD
0100000					rs2	rs1	000	rd		0110011	SUB
0000000					rs2	rs1	001	rd		0110011	SLL
0000000					rs2	rs1	010	rd		0110011	SLT
0000000					rs2	rs1	011	rd		0110011	SLTU
0000000					rs2	rs1	100	rd		0110011	XOR
0000000					rs2	rs1	101	rd		0110011	SRL
0100000					rs2	rs1	101	rd		0110011	SRA
0000000					rs2	rs1	110	rd		0110011	OR
0000000					rs2	rs1	111	rd		0110011	AND
fm	pred	succ	rs1	000	rd		0001111			FENCE	
000000000000					00000	000	00000	1110011		ECALL	
000000000001					00000	000	00000	1110011		EBREAK	

According to: <https://riscv.org/technical/specifications/>


Single Cycle Datapath Block Diagram



Complete Pipelined Datapath Block Diagram with Hazard handling and Forwarding



Random Test Gen Sim



The above simulation screenshot shows the result of the random test generated. The test gen output looks like the following in the file it saves to:

```

File      Edit      View

mem[0]   = 32'b00000000010111001110100000110011;
mem[1]   = 32'b00000000000000001010011100010111;
mem[2]   = 32'b000001011000000000010101101111;
mem[3]   = 32'b0000000110001101011000101100011;
mem[4]   = 32'b0000000110111000001010110000011;
mem[5]   = 32'b00000000000111101000110110100111;
mem[6]   = 32'b0000000000000001010110100010111;
mem[7]   = 32'b0000000110010110001010110000011;
mem[8]   = 32'b00000000000000011001100010010111;
mem[9]   = 32'b0000000101111101011001100010011;
mem[10]  = 32'b0000001011010011110010111000011;
mem[11]  = 32'b00000001111010010101100000011;
mem[12]  = 32'b000000101101101010000110000011;
mem[13]  = 32'b00000010000110001000100011111011;
mem[14]  = 32'b0000000000000001011111100001011;
mem[15]  = 32'b00000010101011000000001110011;
mem[16]  = 32'b0000000101100011101101011100011;
mem[17]  = 32'b000000000000000111011000001011;
mem[18]  = 32'b0000000000000001101011000100011;
mem[19]  = 32'b000000101110111010100010100011;
mem[20]  = 32'b00000000000000010110110101011;
mem[21]  = 32'b000001010011000100010010110011;
mem[22]  = 32'b000000000000000000010100101011;
mem[23]  = 32'b000000101101010101010110000011;
mem[24]  = 32'b00000100000011100110010101001011;
mem[25]  = 32'b0000000000000001011000001000101;
mem[26]  = 32'b0000100000000000000001101110111;
mem[27]  = 32'b0000000100011100000011110000011;
mem[28]  = 32'b0000000110011101000011001011001;
mem[29]  = 32'b00000010100001010100100010000011;
mem[30]  = 32'b0000001101010000100000100001001;
mem[31]  = 32'b0000001000101000101001010100011;
mem[32]  = 32'b0000010000100000000000010110111;
mem[33]  = 32'b0000000111101100000000110010011;
mem[34]  = 32'b000000010100101110101011000001011;
mem[35]  = 32'b0000001100000000000001010110111;

```

The following screenshot shows the python code that generated this output:

```
3
4 def to_binary(n, length):
5     # Handle negative numbers with two's complement
6     if n < 0:
7         return format((1 << length) + n, '0{}b'.format(length))
8     else:
9         return format(n, '0{}b'.format(length))
10
11 def format_jal_immediate(binary_str):
12     # Ensure the binary string is 20 bits long
13     if len(binary_str) != 20:
14         raise ValueError("Input must be a 20-bit binary string.")
15     reordered = binary_str[0] + binary_str[18:20] + binary_str[9] + binary_str[1:9]
16
17     return reordered
18
19 random_opcode = ["0110111", "0010111", "1101111", "1100111", "1100011", "0000011", "0100011", "0010011", "0110011", "0001111", "1110011"]
20 random_func3b = ["000", "001", "011", "100", "101", "110", "111"] # Branch
21 random_func3l = ["000", "001", "010", "100", "101"] # Load
22 random_func3s = ["000", "001", "010"] # Store
23 random_func3i = ["000", "010", "011", "100", "110", "111"] # Immediate arithmetic/logical
24 random_func3r = ["000", "001", "010", "011", "100", "101", "110", "111"] # Register arithmetic/logical
25
26
27 readyinputs = []
28 i=0
29 #generate up to 20 instruction program automatically
30 for _ in range(50):
31     opcode = random.choice(random_opcode)
32     # Immediate values for different instruction formats limited to 64 for simplicity
33     u_imm = to_binary(random.randint(0, 64), 7)
34     i_imm = to_binary(random.randint(0, 64), 12)
35     b_imm = to_binary(random.randint(0, 64), 5)
36     s_imm = to_binary(random.randint(0, 64), 12)
37     si_imm = to_binary(random.randint(0, 64), 20)
38
39
40     # Register identifiers as 5-bit binary values
41     rd = to_binary(random.randint(1, 31), 5)
42     rs1 = to_binary(random.randint(1, 31), 5)
43     rs2 = to_binary(random.randint(1, 31), 5)
44     shamt = to_binary(random.randint(1, 31), 5) # Shift amount for shift instructions
45
46     # Generate final instruction
47     if opcode in ["0110111", "0010111"]: # LUI, AUIPC
48         final_output = "0000000000000" + u_imm + rd + opcode # Concatenate with 13 zeros
49     elif opcode == "1100111": # JALR
50         final_output = i_imm + rs1 + "000" + rd + opcode
51     elif opcode == "1101111": # JAL fixed
52         final_output = str(format_jal_immediate(si_imm)) + rd + opcode
53     elif opcode == "1100011": # Branch
54         funct3 = random.choice(random_func3b)
55         final_output = "0000000" + rs2 + rs1 + funct3 + b_imm + opcode
56     elif opcode == "0000011": # Load
57         funct3 = random.choice(random_func3l)
58         final_output = i_imm + rs1 + funct3 + rd + opcode
59     elif opcode == "0100011": # Store
60         funct3 = random.choice(random_func3s)
61         final_output = s_imm[:7] + rs2 + rs1 + funct3 + s_imm[7:] + opcode
62     elif opcode == "0010011": # Immediate arithmetic/logical
63         funct3 = random.choice(random_func3i)
64         if funct3 in ["001", "101"]: # Shift left/right
65             funct7 = "0000000" if random.randint(0, 1) == 0 else "0100000"
66             final_output = funct7 + shamt + rs1 + funct3 + rd + opcode
67         else:
68             final_output = i_imm + rs1 + funct3 + rd + opcode
69     elif opcode == "0110011": # Register arithmetic/logical
70         funct3 = random.choice(random_func3r)
71         funct7 = "0000000"
72         final_output = funct7 + rs2 + rs1 + funct3 + rd + opcode
73     elif opcode in ["0001111", "1110011"]: # FENCE and SYSTEM instructions
74         final_output = ("00000000000000000000" if random.randint(0, 1) == 0 else "00000000001000000000") + opcode
75     else:
76         print(f"{opcode} Error")
77         continue
78
79     if len(final_output) == 32:
80         readyinput = ("mem[" + str(i) + "] = 32'b" + final_output + ";")
81         print(final_output)
82         readyinputs.append(readyinput)
83         i = i+1
84
85 directory_path = r"C:\Users\saso\Desktop\UniWork\ArchProject\Milestone2ArchProject\TestPrograms\AutoTestGen" # Use raw string to avoid escaping issues
86 file_name = "InstMemAuto.txt"
87 full_path = directory_path + "\\ " + file_name
88
89
90
91 with open(full_path, 'w') as file:
92     for instruction in readyinputs:
93         file.write(instruction + "\n")
94
95 print("Instructions saved to " + file_name)
```

Code breakdown:

The provided Python script is designed to automatically generate a sequence of assembly instructions for a processor simulation. It works by randomly selecting different operation codes (opcodes) and corresponding parameters such as register identifiers and immediate values. The script includes specific functions to ensure that numbers are correctly formatted in binary. Once the instruction parameters are selected and formatted as well, they are assembled into a complete binary string that represents a full machine instruction. The script repeats this process multiple times, accumulating a list of instructions, which it then formats and writes to a file such that it can be imported immediately into Vivado for testing.