# ALU AUTOMATIZADA

- Integrantes:
- Kennedy Villa Carolina
- Murrieta Villegas Alfonso
- Reza Chavarria Sergio Gabriel
- Valdespino Mendieta Joaquin



## Objetivos

El alumno realizará la conexión de componentes, estos revisados durante el curso, para la creación de una Unidad Lógica Aritmética que muestre las operaciones y resultados, de manera automática, por medio del puerto VGA.



### Introducción

### Componentes utilizados

- UNIDAD LÓGICA ARITMÉTICA (ALU)
- MEMORIA ROM
- CONTADORES
- PUERTO VGA




### Desarrollo

- Se necesitaron tomar en cuenta las operaciones que realiza la ALU.
- Se utiliza las entradas sel y cin para modificar las operaciones, posteriormente, en el VGA

-							
Cin	Sel(2)	Sel(1)	Sel(0)	MUX B	Unidad	Operación	Función
0	0	0	0	<b>′0</b> ′	UA	suma(A	F = A
						+ '0')	
0	0	0	1	$\overline{B}$	UA	$suma(A + \bar{B})$	$F = A + \bar{B}$
0	0	1	0	В	UA	suma(A + B)	F = A + B
0	0	1	1	<b>'1'</b>	UA	suma(A + '1')	F = A - 1 = A
0	1	0	0	<b>'0</b> '	UL	AND	$F = A \ AND \ B$
0	1	0	1	$ar{B}$	UL	OR	F = A OR B
0	1	1	0	В	UL	XOR	F = A XOR B
0	1	1	1	<b>'1'</b>	UL	NOT	F = NOT A
1	0	0	0	<b>′0</b> ′	UA	resta(A - 0')	F = A + 1
1	0	0	1	$ar{B}$	UA	$resta(A-\bar{B})$	$F = A + \bar{B} + 1 = A - B$
1	0	1	0	В	UA	resta(A - B)	F = A + B + 1
1	0	1	1	<b>'1'</b>	UA	resta(A - 1')	F = A
1	1	0	0	′0′	UL	AND	$F = A \ AND \ B$
1	1	0	1	$\bar{B}$	UL	OR	F = A OR B
1	1	1	0	В	UL	XOR	F = A XOR
1	1	1	1	<b>'1'</b>	UL	NOT	F = NOT A

### Desarrollo

 Realización de un contador de 16 estados para el proceso automático. El contador se conectará a la ALU



### Desarrollo

- Se utilizó las memorias ROM la cuales guardan:
  - Estructura de display de 7 segmentos
  - Representación en código Binario



## Representación

- O Cin: Cambio entre suma o resta
- SEL (2): Cambio entre operación aritmética y lógica
- SEL (0 to 1): Cambio de operaciones

#### Caso UA

- 00: Operación con solo ceros.
- 01: B negada
- 10: B
- 11: Operación con solo unos.

#### Caso UL

- 00: AND (X)
- 01: OR (+)
- 10: XOR (+ con una línea)
- 11: NOT (Línea arriba del a, no se mostrará b)

#### Código (ALU)

```
🍲 Text Editor - C:/Users/Sergio/Desktop/VLSI/Práctica5/ALU_VGA/ALU_VGA - ALU_VGA - [... 🕒 🔲
File Edit View Project Processing Tools Window Help
                                                                            Search altera.com
     | 😂 🗗 🏗 💷 | 🖪 🗗 🚹 | 🕕 🐷 💆 | 🏭 📃
        Nibrary ieee;
       use ieee std_logic_1164.all;
      entity mux4x1 is port(
          b: in std_logic_vector(2 downto 0);
s: in std_logic_vector(1 downto 0);
           sal: out std_logic_vector(2 downto 0)
       end mux4x1:
10
     marchitecture argmux of mux4x1 is
11
12
13
14
     □ begin
          with s select
                 <= (others => '0') when "00"
15
16
                                      when "01",
                     not b
17
                                      when "10"
                     (others => '1') when "11",
(others => '0') when others;
18
19
20
22
       end aramux:
```

```
Text Editor - C:/Users/Sergio/Desktop/VLSI/Práctica5/ALU VGA/ALU VGA - ALU VGA - [... —
 File Edit View Project Processing Tools Window Help
                                                                           Search altera.com
      | 🏍 📅 | 🏗 💷 | 🖪 🗗 怆 | 🕖 🐒 🔯 | 🧱 📃
        Nibrary ieee:
        use ieee.std_logic_1164.all;
        use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
      mentity sum is port(
           a.b: in std_logic_vector(2 downto 0);
           cin: in std_logic;
           salsum: out std_logic_vector(2 downto 0);
10
           cout: out std_logic
11
12
13
14
15
16
17
18
       end sum;
      architecture argsum of sum is
      | signal mid: std_logic_vector(3 downto 0);
           mid<=('0'&a)+('0'&b)+cin;
19
           cout<=mid(3);
20
21
           salsum<=mid(2 downto 0);
        end architecture argsum;
```

```
Text Editor - C:/Users/Sergio/Desktop/VLSI/Práctica5/ALU VGA/ALU VGA - ALU VGA - I... —
                                                                                    File Edit View Project Processing Tools Window Help
                                                                        Search altera.com
             | 🏥 🕮 | 🖪 🗗 🚹 | 🛈 🖫 | 🎉 | 🚉 📃
       use ieee std_logic_1164 all;
       use ieee.std_logic_unsigned.all;
     entity UA is port(
          a,b: in std_logic_vector(2 downto 0);
s0: in std_logic_vector (1 downto 0);
          cin: in std_logic;
          salsum: out std_logic_vector(2 downto 0);
9
          cout: out std_logic
10
11
      end entity;
12
13
     □ architecture arq_UA of UA is
14
     Lsignal sal: std_logic_vector(2 downto 0);
15
16
         u1: entity work.mux4x1(argmux) port map(b,s0,sal);
17
        u2: entity work.sum(argsum) port map (a, sal, cin,salsum, cout);
18
19
       end arq_UA;
```

```
Text Editor - C:/Users/Sergio/Desktop/VLSI/Práctica5/ALU_VGA/ALU_VGA - ALU_VGA - [...
                                                                                        File Edit View Project Processing Tools Window Help
                                                                            Search altera.com
     | 😂 🗗 | 🏗 🕮 | 🏲 🌴 🖍 😭 | 🚳 📃
        Nibrary ieee;
       use ieee.std_logic_1164.all;
      entity UL is port(
           a,b: in std_logic_vector (2 downto 0);
          sel: in std_logic_vector (1 downto 0);
sallog: out std_logic_vector(2 downto 0)
       end entity:
10
     □ architecture arq_UL of UL is
      Lsignal cand, cor, cxor, cnot: std_logic_vector (2 downto 0);
12
     □ begin
          cand<=a and b:
13
14
15
16
17
18
19
20
21
           cor <=a or b;
           cxor<=a xor b:
          cnot<=not a;
           with sel select
           sallog <=
                     cand when "00'
                     cor when "01".
22
                    cxor when "10"
                     cnot when "11":
24
25
       end arg_UL:
```

#### Código (ALU)

```
Text Editor - C:/Users/Sergio/Desktop/VLSI/Práctica5/ALU_VGA/ALU_VGA - ALU_VGA - [display.... —
 File Edit View Project Processing Tools Window Help
                                                                                                                      Search altera.com
 團 66 7 課課 四 67 10 ■ 2 2 2 2 2 2
           library ieee;
use ieee.std logic 1164.all:
         Dentity display is port(
    UA, UL: in std_logic_vector(2 downto 0);
    sel: in std_logic_vector (2 downto 0);
               cout: in std_logic;
disp0, disp1, disp2: out std_logic_vector(6 downto 0);
salfinal: out std_logic_vector(3 downto 0)
      architecture ara_disp of display is signal upparcial, upparcial; std_logic_vector( 3 downto 0);
                 process(sel,cout,UA,UL)
19
201
222
234
255
267
288
290
331
333
344
356
377
389
401
442
443
445
446
447
448
449
                     if(sel(2)='0') then
                          --resta
if (sel(1 downto 0) ="01" OR sel(1 downto 0) ="11") then
uaparcial <=cout&UA;
                                   when "0000" => disp0 <="1000000";--0
when "0001" => disp0 <="1111001";--1
when "0010" => disp0 <="0100100";--2
                                    when "0011" => disp0 <="0110000";--3
when "0100" => disp0 <="0110010";--3
                                    when "0101" => disp0 <="0010010";
                                    when "0110" => disp0 <="0000010";--
when "0111" => disp0 <="1111000";--
when "1000" => disp0 <="1000000";--
                                    when "1001" => disp0 <="1111001"; --1
when "1010" => disp0 <="0100100"; --2
                                    when "1011" => disp0 <="0110000"; -
                                    when "1100" => disp0 <="0011001"; --4
when "1101" => disp0 <="0010010"; --5
                                    when "1110" => disp0 <="0000010";
                                   when "1111" => disp0 <="1111000"; ---
when others => disp0 <="1000000";
                               disp1 <= "1000000":
                               disp2 <= "11111111"
                               salfinal <= uaparcial;
                           --suma y casos extra
                               uanarcial? <= cout&U4.
                                                                                                                             2% 00:00:48
```

```
◆ Text Editor - C:/Users/Sergio/Desktop/VLSI/Práctica5/ALU VGA/ALU VGA - ALU VGA - Idisplay.... —
File Edit View Project Processing Tools Window Help
                                                                                                                                      Search altera.com
 團 66 計 蓮 蓮 四 ㎡ 治 0 點 梦 飄 ☰
                                        when "0000" => disp1 <="1000000";--0
when "0001" => disp1 <="1000000";--1
when "0010" => disp1 <="1000000";--2
75
76
77
78
80
81
82
83
84
85
86
87
99
90
91
91
92
93
94
100
101
102
103
104
105
110
110
1111
1112
1114
1115
                                         when "0011" => disp1 <="1000000"; --3
                                         when "0100" => disp1 <="1000000":
                                         when "0101" => disp1 <="1000000";--5
                                        when "0110" => disp1 <="1000000"; --6
when "0111" => disp1 <="1000000"; --7
when "1000" => disp1 <="1000000"; --7
when "1000" => disp1 <="1000000"; --8
                                        when "1001" => disp1 <= 1000000"; --9
when "1010" => disp1 <= "10100000"; --9
when "1011" => disp1 <= "1111001"; --10
                                         when "1100" => disp1 <="1111001";
                                        when "1101" => disp1 <= "1111001"; --13
when "1110" => disp1 <= "1111001"; --14
                                         when others => disp1 <="1000000";
                                   disp2 <= "11111111";
                                   salfinal <= uaparcial2;
                            se ulparcial <= '0'&UL;
case ulparcial (0) is
   when '1' => disp0 <= "1111001";
   when '0' => disp0 <= "1000000";</pre>
                                   when others =>disp0<="1111111";
                             end Case;

case ulparcial (1) is

when '1' => disp1 <= "1111001";

when '0' => disp1 <= "1000000";
                                   when others =>disp1<="1111111"
                            when Others =>displ= 1
end Case;
case ulparcial (2) is
when '1 => disp2 <= "1111001";
when '0' => disp2 <= "1000000";
when others =>disp2<="1111111";
                              salfinal <='0'&UL:
                   end process:
             end architecture arq_disp;
                                                                                                                                              2% 00:00:48
```

#### Código (Contador)

```
Text Editor - C:/Users/Sergio/Desktop/VLSI/Práctica5/ALU_VGA/ALU_VGA - ALU_VGA - [...
 File Edit View Project Processing Tools Window Help
                                                                           Search altera.com
      Tibrary ieee:
        use jeee.std_logic_1164.all;
        use ieee.std_logic_arith.all;
      entity relojlento is port (
          clk1: in std_logic;
led: buffer std_logic:='0'
       end relojlento;
     marchitecture argrelojlento of relojlento is
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
         signal conteo: integer range 0 to 50000000:
          process (clk1)
              if (clk1' event and clk1='1') then
                 conteo <=conteo+1;
if (conteo=50000000) then
                     conteo<=0;
                     led<=not(led):
                 end if;
              end if:
           end process:
        end argrelojlento;
                                                                                      00:00:00
```

```
◆ Text Editor - C:/Users/Sergio/Desktop/VLSI/Práctica5/ALU VGA/ALU VGA - ALU VGA - [contad... —
 File Edit View Project Processing Tools Window Help
                                                                              Search altera.com
     | 😂 🗗 | 🏥 🕮 | 🖪 🗗 🚹 | 🛈 도 🛂 | 🟭 📃
        library ieee;
       use ieee.std_logic_1164.all;
     entity contador is port(
          clk, reset: in std_logic;
          sal: out std_logic_vector(3 downto 0)
     architecture arqcont of contador is
subtype state is std_logic_vector(3 downto 0);
       signal present_state, next_state: state;
          constant e0: state :="0000";
constant el: state
          constant e2: state
          constant e3: state
                                :="0011";
          constant e4: state
          constant e5: state
                                :="0101";
          constant e6: state
                                :="0110"
          constant e7: state
          constant e8: state :="1000":
          constant e9: state :="1001";
          constant e10: state :="1010":
          constant e11: state :="1011":
          constant e12: state :="1100":
          constant e13: state :="1101";
          constant e14: state :="1110":
          constant e15: state :="1111";
          process(clk)
             if rising_edge(clk) then
                if (reset='0') then
                   present_state<=e0;
                   present_state<=next_state;
             end if;
          end process:
     process (present_state)
       beain
          case present_state is
             when e0=> next_state <=e1;
             when e1=> next_state <=e2;
             when e2=> next_state <=e3;
             when e3=> next_state <=e4;
             when e4=> next_state <=e5:
             when e5=> next state <=e6:
             when e6=> next_state <=e7;
48
49
50
51
52
53
54
55
56
57
58
59
60
61
             when e7=> next_state <=e8;
             when e8=> next_state <=e9:
             when e9=> next_state <=e10;
             when e10=> next_state <=e11;
             when e11=> next_state <=e12:
             when e12=> next state <=e13:
             when e13=> next_state <=e14;
             when e14=> next_state <=e15;
             when e15=> next_state <=e0:
             when others=> next state <=e0:
           end case;
          sal<=present_state;
       end process;
       end argcont:
```

```
◆ Text Editor - C:/Users/Sergio/Desktop/VLSI/Práctica5/ALU_VGA/ALU_VGA - ALU_VGA - [... —
 File Edit View Project Processing Tools Window Help
                                                                                                        Search altera.com
  ■ | 66 ♂ | 課 課 | m m² % | 0 🖫 | 🦭 🗏
           library ieee;
          use ieee.std_logic_1164.all;
          use ieee.std_logic_UNSIGNED.all;
        mentity romDatos is port
               bus_dir: in std_logic_vector(2 downto 0);
              cs: in std_logic;
bus_datos: out std_logic_vector(2 downto 0)
        marchitecture argromDatos of romDatos is
              constant L0: std_logic_vector(2 downto 0):="000";
             constant L0: std.logic_vector(2 downto 0):="000";
constant L1: std.logic_vector(2 downto 0):="000";
constant L1: std.logic_vector(2 downto 0):="001";
constant L1: std.logic_vector(2 downto 0):="100";
constant L1: std.logic_vector(2 downto 0):="100";
constant L5: std.logic_vector(2 downto 0):="101";
constant L6: std.logic_vector(2 downto 0):="110";
constant L7: std.logic_vector(2 downto 0):="111";
type memoria is array (7 downto 0) of std.logic_vector(2 downto 0):="111";
16
17
18
               constant mem_rom:memoria:=(L7,L6,L5,L4,L3,L2,L1,L0);
22
23
24
25
26
27
28
29
30
31
32
33
               signal dato: std_logic_vector(2 downto 0);
        □ begin
               prom: process(bus_dir)
                    dato<=mem_rom(conv_integer(bus_dir));
               end process prom;
               pbuf: process(dato,cs)
               begin
                    if(cs='1') then
                        bus_datos<=dato;
                        bus_datos<=(others=>'Z');
               end process pbuf;
          end argromDatos;
                                                                                                               2% 00:00:48
```

```
Text Editor - C:/Users/Sergio/Desktop/VLSI/Práctica5/ALU_VGA/ALU_VGA - ALU_VGA - [... —
  File Edit View Project Processing Tools Window Help
                                                                                                                                      Search altera.com
           | 🖴 (計 | 蒜 (蒜 | m | m) 1 1 1 m | 🖫 | 🛂 | | 額 🗐
              Tibrary ieee:
              use ieee.std_logic_1164.all;
              use ieee.std_logic_UNSIGNED.all;
           entity rom is port
                    bus_dir: in std_logic_vector(2 downto 0);
                    cs: in std_logic;
                    bus_datos: out std_logic_vector(6 downto 0)
 10
            end rom:
11
12
13
14
15
16
17
18
           architecture argrom of rom is
                  constant L1: std_logic_vector(6 downto 0):="1000000";
constant L1: std_logic_vector(6 downto 0):="1111001";
constant L2: std_logic_vector(6 downto 0):="0100100";
constant L3: std_logic_vector(6 downto 0):="0100100";
constant L3: std_logic_vector(6 downto 0):="0100100";
constant L3: std_logic_vector(6 downto 0):="0010011";
constant L3: std_logic_vector(6 downto 0):="00110011";
constant L3: std_logic_vector(6 downto 0):="00110011";
type memoria is array (7 downto 0) or std_logic_vector(6 downto 0);
type memoria is array (7 downto 0) of std_logic_vector(6 downto 0);
constant memoria is array (7 downto 0) of std_logic_vector(6 downto 0);
constant memoria is array (7 downto 0) of std_logic_vector(6 downto 0);
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
                   constant mem_rom:memoria:=(L7,L6,L5,L4,L3,L2,L1,L0);
signal dato: std_logic_vector(6 downto 0);
          □ begin
                    prom: process(bus_dir)
                          dato<=mem_rom(conv_integer(bus_dir));
                    end process prom:
                    pbuf: process(dato,cs)
                    begin
                           if(cs='1') then
                                bus_datos<=dato;
                               bus_datos<=(others=>'Z');
 35
                          end if:
 36
                    end process pbuf:
               end argrom;
                                                                                                                                              2% 00:00:48
```

```
◆ Text Editor - C:/Users/Sergio/Desktop/VLSI/Práctica5/ALU VGA/ALU VGA - ALU VGA - ſ... —
File Edit View Project Processing Tools Window Help
                                                                    Search altera.com
    | 🔲 🗗 🖆 🗗 🖪 🗗 🐿 🖟 🔁 🖟 🔁 🗀 🖽
       library ieee;
      use ieee.std_logic_arith.all;
      use ieee.std_logic_1164.all;
     entity genMhz is port(
         clk50mhz: in std_logic:
          clk25mhz: buffer std_logic:= '0'
       end genMhz;
     marchitecture arggenMhz of genMhz is
     □ begin
12
     ri process (clk50mhz)
13
         beain
14
             if(clk50mhz' event and clk50mhz='1') then
15
               `clk25mhz<= not clk25mhz;
16
             end if:
         end process:
       end arggenMhz;
                                                                        0% 00:00:00
```

```
22
           LIBRARY ieee:
  24
25
26
27
           USE ieee.std_logic_1164.all;
         ■ ENTITY vga_controller IS
         ⊟
             GENERIC(
  28
                 h_pulse : INTEGER
                                            := 96; --horiztonal sync pulse width in pixels
  29
                          : INTEGER := 48: --horiztonal back porch width in pixels
                 h_bp
  30
                 h_pixels: INTEGER := 640; --horiztonal display width in pixels
  31
                                                        --horiztonal front porch width in pixels
                h_fp : INTEGER := 16;
h_pol : STD_LOGIC := '0';
                                                         --horizontal sync pulse polarity (1 = positive, 0
  32
33
                 v_pulse : INTEGER := 2:
                                                          --vertical sync pulse width in rows
  34
                          INTEGER := 33;
                                                         --vertical back porch width in rows
  35
                 v_pixels : INTEGER := 480; --vertical display width in rows
  36
                v_fp : INTEGER := 10; --vertical front porch width in rows
v_pol : STD_LOGIC := '0'); --vertical sync pulse polarity (1 = positive, 0 =
  37
  38
  39
              PORT(
  40
                pixel_clk: IN STD_LOGIC; --pixel clock at frequency of VGA mode being used
  41
                reset_n : IN STD_LOGIC: --active low asycnchronous reset
                 h_sync : OUT STD_LOGIC; --horiztonal sync pulse
  42
  43
                 v_sync : OUT STD_LOGIC; --vertical sync pulse
  44
                 disp_ena : OUT STD_LOGIC; --display enable ('1' = display time, '0' = blanking
  45
                column : OUT INTEGER; --horizontal pixel coordinate
  46
                             : OUT INTEGER; --; --vertical pixel coordinate
                n_blank : OUT STD_LOGIC; --direct blacking output to DAC
  47
                            : OUT STD_LOGIC); --sync-on-green output to DAC
                n_sync
  49
           END vga_controller:
         CONSTANT behavior or vigacontrol is

CONSTANT behavior : INTEGER := h_pulse + h_bp + h_pixels + h_fp; --total number of pixel clocks in a row

CONSTANT v_period : INTEGER := v_pulse + v_pp + v_pixels + v_fp; --total number of rows in column
         --n_blank <= '1'; --no direct blanking
--n_sync <= '0'; --no sync on green
         PROCESS(pixel_clk, reset_n)

VARIABLE h_count : INTEGER RANGE 0 TO h_period - 1 := 0; --horizontal counter (counts the columns)

VARIABLE v_count : INTEGER RANGE 0 TO v_period - 1 := 0; --vertical counter (counts the rows)
61
62
63
64
           IF(reset_n = '0') THEN --reset asserted
             h_count := 0;
                                   --reset horizontal counter
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
             h_sync <= h_pol;
                               --deassert horizontal sync
             v_sync <= v_pol; --deassert vertical sync
disp_ena <= '0': --disable display
             column <= 0:
                                    --reset column pixel coordinate
                                    --reset row pixel coordinate
           ELSIF(pixel_clk'EVENT AND pixel_clk = '1') THEN
             IF(h_count < h_period - 1) THEN --horizontal counter (pixels)</pre>
                h_count := h_count + 1;
                h count := 0:
               IF(v_count < v_period - 1) THEN --veritcal counter (rows)
                 v_count := v_count + 1;
             v_count := 0;
END IF;
END IF;
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
             IF(h_count < h_pixels + h_fp OR h_count > h_pixels + h_fp + h_pulse) THEN
             h_sync <= NOT h_pol;
ELSE
                                       --deassert horiztonal sync pulse
             h_sync <= h_pol;
END IF:
                                        --assert horiztonal sync pulse
              --vertical sync signal
             IF(v_count < v_pixels + v_fp OR v_count > v_pixels + v_fp + v_pulse) THEN
            v_sync <= NOT v_pol;
ELSE
                                       --deassert vertical sync pulse
             v_sync <= v_pol;
END IF;
                                       --assert vertical sync pulse
                                                                                                                     00:00:00
```


0%

```
Text Editor - C:/Users/Sergio/Desktop/VLSI/Práctica5/ALU_VGA/ALU_VGA - ALU_VGA - [vga_controller.vhd]
    File Edit View Project Processing Tools Window Help
                                                                                                                                                                                                                                                                                                                                              Search altera.com
                                                                                                                    --reset row pixel coordinate
ELSIF(pixel_clk'EVENT AND pixel_clk = '1') THEN
                                             h_count := 0;
                                                    IF(v_count < v_period - 1) THEN --veritcal counter (rows)
                                                  v_count := v_count + 1;
                                             v_count := 0;
END IF;
END IF;
                                            --horizontal sync cional IF(h_count > h_pixels + h_fp + h_pulse) THEN h_sync <= NOT h_pol; --deasert horiztonal sync pulse ELSE
                                             h_sync <= h_pol;
END IF;
                                                                                                                              --assert horiztonal sync pulse
                                            --vertical sync signal LF(\nucount > \nucount > \nucivels + \nu-fp + \nucount > \nucoun
                                             v_sync <= v_pol;
END IF;
                                                                                                                              --assert vertical sync pulse
                                            --set pixel coordinates
IF(h_count < h_pixels) THEN --horiztonal display time
--set horiztonal pixel coordinate
                                             END IF;
IF(v_count < v_pixels) THEN --vertical display time
   row <= v_count; --set vertical pixel coordinate</pre>
                                             row <= v_count;
END IF;
                                             --set display enable output

IF(h_count < h_pixels AND v_count < v_pixels) THEN --display time

disp_ena <= '1':

--enable displa
                                                                                                                                                                                                                --blanking time
                                            disp_ena <= '0';
END IF;
                                                                                                                                                                                                                --disable display
                                END IF;
END PROCESS;
                          END behavior;
                                                                                                                                                                                                                                                                                                                                                          0% 00:00:00
```



```
◆ Text Editor - C:/Users/Sergio/Desktop/VLSI/Práctica5/ALU_VGA - ALU_VGA - ALU_VGA - [hw_ima... — □ 💢
File Edit View Project Processing Tools Window Help
                                                                                                                                                                                                                                                                                                                                                                                                                     Search altera.com
 團 66 (7) 華 華 | № 10 🖜 🛂 🚃 🗏
                                                                                                                blue <= (Others -> '0')
                                                                                                      else red <= (Others =>'0');
green <= (Others =>'0');
green <= (Others =>'0');
blue <= (Others =>'0');
end if;
       --4
elsif ((row >240 and row<)20 ) AND (columno55 and column <70)) then
ref <= (others >> 1');
green <= (others >> 0');
blue <= (others >> 0');
                                                                                                      else red <= (Others => 0');
green <= (Others => '0');
green <= (Others => '0');
end if;
                                                                                           --5 list ((row >140 and row<220 ) AND (column>55 and column <70) ) then if(bus,A(5)=*0') then red or (others =>1'); oreen or (others =>0'); liste or (others =>0'); liste or (others =>0');
                                                                                                    else
red <= (Others =>'0');
green <= (Others =>'0');
blue <= (Others =>'0');
                                                                                         -6 mil fr:

-6 mil fr: (rew >220 and row<240 ) ANO (column>70 and column <100)) then

red <-0 (others >0 1);

green <-0 (others >0 0);

| blue <-0 (others >0 0);
                                                                                                    else
red <= (Others => '0');
green <= (Others => '0');
Blue <= (Others => '0');
end if;
                                                                                           --B --COMBAS 8 elst ((row )100 and rowcl10 ) AMD (columno 180 and column c185)) then if ((oct ) deemto 0)="11" or sal(1 downto 0)="00") and sal(2)="0") then receive (column > 0"); green < (column > 0"); slue < (column > 0"); slue < (column > 0");
                                                                                                      else
    red <= (Others => '0');
    green <= (Others => '0');
    blue <= (Others => '0');
                                                                                       blue or (UTDETS = 0 %)
elsi((Top > 100 and rowe(l10) ANO (Columno 255 and Column (270)) then
elsi((Top > 100 and rowe(l10) ANO (Columno 255 and Column (270)) then
red or (Others or 17);
blue or (Others or 17);
blue or (Others or 17);
then or (Oth
                                                                                                    Blue <= (Others ⇒'0');
else
red <= (Others ⇒'0');
green <= (Others ⇒'0');
blue <= (Others ⇒'0');
ed if;
Linea negativo E
                                                                                         --timea negative E

ilsf ((row 580 and rowc100 ) AND (column-200 and column <250)) then

ilsf ((row 580 and rowc100 ) "01") then

red or (others so "1");

green <= (others so "0");


ilsu == (others so "0");
                                                                                                    else

red <= (Others => 0');


green <= (Others => '0');

blue <= (Others => '0');


end if;
                                                                                                                                                                                                                                                                                                                                                                                                                                           2% 00:00:48
```




#### Código (TOP)



### Pin planner



#### **RTL**



18

### **PRUEBA**



### Conclusiones

- A partir del conjunto de componentes se puede realizar una gran cantidad de proyectos complejos para un propósito en especifico.
- Se pudo desarrollar la ALU automatizada con salida VGA gracias al uso de los conceptos vistos a lo largo del curso.



### Referencias

- Fonseca E. (2020) VGA 3. Encontrado el 12 de noviembre de 2020, en <a href="https://youtu.be/dDPRDm7rY7Y">https://youtu.be/dDPRDm7rY7Y</a>
- Fonseca E. (2020) ULA. Encontrado el 12 de noviembre de 2020 en <a href="https://youtu.be/8vszGhGa1RI">https://youtu.be/8vszGhGa1RI</a>
- Fonseca E. (2016). RESUMEN práctica VGA. Recuperado el 12 de noviembre de 2020: <a href="https://bloglabdsd.files.wordpress.com/2015/02/resumen-practiva-vga.pdf">https://bloglabdsd.files.wordpress.com/2015/02/resumen-practiva-vga.pdf</a>