

ALU AUTOMATIZADA

Integrantes:

Kennedy Villa Carolina

Murrieta Villegas Alfonso

Reza Chavarria Sergio Gabriel

Valdespino Mendieta Joaquin



Objetivos

- El alumno realizará la conexión de componentes, estos revisados durante el curso, para la creación de una Unidad Lógica Aritmética que muestre las operaciones y resultados, de manera automática, por medio del puerto VGA.

Introducción

Componentes utilizados

- UNIDAD LÓGICA ARITMÉTICA (ALU)
- MEMORIA ROM
- CONTADORES
- PUERTO VGA




Desarrollo

- ⬡ Se necesitaron tomar en cuenta las operaciones que realiza la ALU.
- ⬡ Se utiliza las entradas sel y cin para modificar las operaciones, posteriormente, en el VGA

Cin	Sel(2)	Sel(1)	Sel(0)	MUX B	Unidad	Operación	Función
0	0	0	0	'0'	UA	$\text{suma}(A + '0')$	$F = A$
0	0	0	1	\bar{B}	UA	$\text{suma}(A + \bar{B})$	$F = A + \bar{B}$
0	0	1	0	B	UA	$\text{suma}(A + B)$	$F = A + B$
0	0	1	1	'1'	UA	$\text{suma}(A + '1')$	$F = A - 1 = A - -$
0	1	0	0	'0'	UL	AND	$F = A \text{ AND } B$
0	1	0	1	\bar{B}	UL	OR	$F = A \text{ OR } B$
0	1	1	0	B	UL	XOR	$F = A \text{ XOR } B$
0	1	1	1	'1'	UL	NOT	$F = \text{NOT } A$
1	0	0	0	'0'	UA	$\text{resta}(A - '0')$	$F = A + 1$
1	0	0	1	\bar{B}	UA	$\text{resta}(A - \bar{B})$	$F = A + \bar{B} + 1 = A - B$
1	0	1	0	B	UA	$\text{resta}(A - B)$	$F = A + B + 1$
1	0	1	1	'1'	UA	$\text{resta}(A - '1')$	$F = A$
1	1	0	0	'0'	UL	AND	$F = A \text{ AND } B$
1	1	0	1	\bar{B}	UL	OR	$F = A \text{ OR } B$
1	1	1	0	B	UL	XOR	$F = A \text{ XOR } B$
1	1	1	1	'1'	UL	NOT	$F = \text{NOT } A$

Desarrollo

- Realización de un contador de 16 estados para el proceso automático. El contador se conectará a la ALU



Desarrollo

- Se utilizó las memorias ROM la cuales guardan:
 - Estructura de display de 7 segmentos
 - Representación en código Binario



Representación



- ⬡ Cin: Cambio entre suma o resta
- ⬡ SEL (2): Cambio entre operación aritmética y lógica
- ⬡ SEL (0 to 1): Cambio de operaciones

Caso UA

- 00: Operación con solo ceros.
- 01: B negada
- 10: B
- 11: Operación con solo unos.

Caso UL

- 00: AND (X)
- 01: OR (+)
- 10: XOR (+ con una línea)
- 11: NOT (Línea arriba del a, no se mostrará b)

Código (ALU)

```
Text Editor - C:/Users/Sergio/Desktop/VLSI/Práctica5/ALU_VGA/ALU_VGA - ALU_VGA - [...]
```

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity mux4x1 is port(
5     b: in std_logic_vector(2 downto 0);
6     s: in std_logic_vector(1 downto 0);
7     sal: out std_logic_vector(2 downto 0)
8 );
9 end mux4x1;
10
11 architecture arqmux of mux4x1 is
12 begin
13     with s select
14
15         sal <= (others => '0') when "00",
16                not b      when "01",
17                b          when "10",
18                (others => '1') when "11",
19                (others => '0') when others;
20
21 end arqmux;
```

```
Text Editor - C:/Users/Sergio/Desktop/VLSI/Práctica5/ALU_VGA/ALU_VGA - ALU_VGA - [...]
```

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_unsigned.all;
4
5 entity UA is port(
6     a,b: in std_logic_vector(2 downto 0);
7     s0: in std_logic_vector(1 downto 0);
8     cin: in std_logic;
9     salsum: out std_logic_vector(2 downto 0);
10    cout: out std_logic
11 );
12 end entity;
13
14 architecture arq_UA of UA is
15     signal sal: std_logic_vector(2 downto 0);
16 begin
17     u1: entity work.mux4x1(arqmux) port map(b,s0,sal);
18     u2: entity work.sum(arqsum) port map(a, sal, cin,salsum, cout);
19 end arq_UA;
```

```
Text Editor - C:/Users/Sergio/Desktop/VLSI/Práctica5/ALU_VGA/ALU_VGA - ALU_VGA - [...]
```

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_arith.all;
4 use ieee.std_logic_unsigned.all;
5
6 entity sum is port(
7     a,b: in std_logic_vector(2 downto 0);
8     cin: in std_logic;
9     salsum: out std_logic_vector(2 downto 0);
10    cout: out std_logic
11 );
12 end sum;
13
14 architecture arqsum of sum is
15     signal mid: std_logic_vector(3 downto 0);
16 begin
17     mid<=('0'&a)+('0'&b)+cin;
18     cout<=mid(3);
19     salsum<=mid(2 downto 0);
20
21 end architecture arqsum;
```

```
Text Editor - C:/Users/Sergio/Desktop/VLSI/Práctica5/ALU_VGA/ALU_VGA - ALU_VGA - [...]
```

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity UL is port(
5     a,b: in std_logic_vector(2 downto 0);
6     sel: in std_logic_vector(1 downto 0);
7     sallog: out std_logic_vector(2 downto 0)
8 );
9 end entity;
10
11 architecture arq_UL of UL is
12     signal cand,cor,cxor,cnot: std_logic_vector(2 downto 0);
13 begin
14     cand<=a and b;
15     cor<=a or b;
16     cxor<=a xor b;
17     cnot<=not a;
18
19     with sel select
20         sallog <=
21             cand when "00",
22             cor  when "01",
23             cxor when "10",
24             cnot when "11";
25
26 end arq_UL;
```

Código (ALU)

```
Text Editor - C:/Users/Sergio/Desktop/VLSI/Práctica5/ALU_VGA/ALU_VGA - [display... - □ ×
File Edit View Project Processing Tools Window Help Search altera.com
[library ieee;
use ieee.std_logic_1164.all;
entity TOP_ALU is port (
a, b: in std_logic_vector (2 downto 0);
sel: in std_logic_vector (2 downto 0);
cin: in std_logic;
disp0, disp1, disp2: out std_logic_vector(6 downto 0);
salfinal: out std_logic_vector(3 downto 0)
);
end entity;
architecture arq_alu of TOP_ALU is
signal SAL_UA, SAL_UL: std_logic_vector(2 downto 0);
signal cout: std_logic;
begin
arit: entity work.UA (arg_UA) port map (a,b,sel(1 downto 0),cin,SAL_UA,cout);
log : entity work.UL (arg_UL) port map (a,b,sel(1 downto 0),SAL_UL);
disp_sal: entity work.display(arq_disp)
port map (SAL_UA,SAL_UL,sel,cout,disp0,disp1,disp2,salfinal);
end architecture;
```

```
Text Editor - C:/Users/Sergio/Desktop/VLSI/Práctica5/ALU_VGA/ALU_VGA - [display... - □ ×
File Edit View Project Processing Tools Window Help Search altera.com
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity display is port(
5 UA, UL: in std_logic_vector(2 downto 0);
6 sel: in std_logic_vector (2 downto 0);
7 cout: in std_logic;
8 disp0, disp1, disp2: out std_logic_vector(6 downto 0);
9 salfinal: out std_logic_vector(3 downto 0)
10 );
11 end entity;
12 architecture arq_disp of display is
13 signal uaparcial, uaparcial2, ulparcial: std_logic_vector( 3 downto 0);
14
15 begin
16
17 process(sel,cout,UA,UL)
18 begin
19 --UA
20 if(sel(2)='0') then
21 --resta
22 if (sel(1 downto 0) = "01" OR sel(1 downto 0) = "11") then
23 uaparcial <= cout&UA;
24
25 case uaparcial is
26 when "0000" => disp0 <= "1000000";--0
27 when "0001" => disp0 <= "1111001";--1
28 when "0010" => disp0 <= "0100100";--2
29 when "0011" => disp0 <= "0110000";--3
30 when "0100" => disp0 <= "0001100";--4
31 when "0101" => disp0 <= "0010010";--5
32 when "0110" => disp0 <= "0000010";--6
33 when "0111" => disp0 <= "1111100";--7
34 when "1000" => disp0 <= "1000000";--0
35 when "1001" => disp0 <= "1111100";--1
36 when "1010" => disp0 <= "0100100";--2
37 when "1011" => disp0 <= "0110000";--3
38 when "1100" => disp0 <= "0010100";--4
39 when "1101" => disp0 <= "0010010";--5
40 when "1110" => disp0 <= "0000010";--6
41 when "1111" => disp0 <= "1111000";--7
42 when others => disp0 <= "1000000";
43 end case;
44
45 disp1 <= "1000000";
46 disp2 <= "1111111";
47 salfinal <= uaparcial;
48 --suma y casos extra
49 else
50 uaparcial? <= cout&UA;
```

```
Text Editor - C:/Users/Sergio/Desktop/VLSI/Práctica5/ALU_VGA/ALU_VGA - [display... - □ ×
File Edit View Project Processing Tools Window Help Search altera.com
73 when "0000" => disp1 <= "1000000";--0
74 when "0001" => disp1 <= "1000000";--1
75 when "0010" => disp1 <= "1000000";--2
76 when "0011" => disp1 <= "1000000";--3
77 when "0100" => disp1 <= "1000000";--4
78 when "0101" => disp1 <= "1000000";--5
79 when "0110" => disp1 <= "1000000";--6
80 when "0111" => disp1 <= "1000000";--7
81 when "1000" => disp1 <= "1000000";--8
82 when "1001" => disp1 <= "1000000";--9
83 when "1010" => disp1 <= "1111001";--10
84 when "1011" => disp1 <= "1111001";--11
85 when "1100" => disp1 <= "1111001";--12
86 when "1101" => disp1 <= "1111001";--13
87 when "1110" => disp1 <= "1111001";--14
88 when "1111" => disp1 <= "1111001";--15
89 when others => disp1 <= "1000000";
90 end case;
91 disp2 <= "1111111";
92
93 salfinal <= uaparcial2;
94
95 end if;
96
97
98 --UL
99 else
100 ulparcial <= '0'&UL;
101 case ulparcial (0) is
102 when '1' => disp2 <= "1111001";
103 when '0' => disp2 <= "1000000";
104 when others => disp2 <= "1111111";
105 end case;
106 case ulparcial (1) is
107 when '1' => disp1 <= "1111001";
108 when '0' => disp1 <= "1000000";
109 when others => disp1 <= "1111111";
110 end case;
111 case ulparcial (2) is
112 when '1' => disp1 <= "1111001";
113 when '0' => disp1 <= "1000000";
114 when others => disp2 <= "1111111";
115 end case;
116 salfinal <= '0'&UL;
117
118 end if;
119 end process;
120 end architecture arq_disp;
```

Código (Contador)

```
Text Editor - C:/Users/Sergio/Desktop/VLSI/Práctica5/ALU_VGA/ALU_VGA - ALU_VGA - [...]
```

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_arith.all;
4 entity relojento is port (
5     clk: in std_logic;
6     led: buffer std_logic:= '0'
7 );
8 end relojento;
9
10 architecture arqrelojento of relojento is
11     signal conteo: integer range 0 to 50000000;
12 begin
13     process (clk)
14     begin
15         if (clk' event and clk='1') then
16             conteo <= conteo+1;
17             if (conteo=50000000) then
18                 conteo <= 0;
19                 led <= not(led);
20             end if;
21         end if;
22     end process;
23
24 end arqrelojento;
```

0% 00:00:00

```
Text Editor - C:/Users/Sergio/Desktop/VLSI/Práctica5/ALU_VGA/ALU_VGA - ALU_VGA - [contad...]
```

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 entity contador is port(
4     clk, reset: in std_logic;
5     sal: out std_logic_vector(3 downto 0)
6 );
7 end entity;
8
9 architecture arqcont of contador is
10     subtype state is std_logic_vector(3 downto 0);
11     signal present_state, next_state: state;
12     constant e0: state := "0000";
13     constant e1: state := "0001";
14     constant e2: state := "0010";
15     constant e3: state := "0011";
16     constant e4: state := "0100";
17     constant e5: state := "0101";
18     constant e6: state := "0110";
19     constant e7: state := "0111";
20     constant e8: state := "1000";
21     constant e9: state := "1001";
22     constant e10: state := "1010";
23     constant e11: state := "1011";
24     constant e12: state := "1100";
25     constant e13: state := "1101";
26     constant e14: state := "1110";
27     constant e15: state := "1111";
28
29 begin
30     process(clk)
31     begin
32         if rising_edge(clk) then
33             if (reset='0') then
34                 present_state <= e0;
35             else
36                 present_state <= next_state;
37             end if;
38         end if;
39     end process;
40
41     process (present_state)
42     begin
43         case present_state is
44             when e0=> next_state <= e1;
45             when e1=> next_state <= e2;
46             when e2=> next_state <= e3;
47             when e3=> next_state <= e4;
48             when e4=> next_state <= e5;
49             when e5=> next_state <= e6;
50             when e6=> next_state <= e7;
51             when e7=> next_state <= e8;
52             when e8=> next_state <= e9;
53             when e9=> next_state <= e10;
54             when e10=> next_state <= e11;
55             when e11=> next_state <= e12;
56             when e12=> next_state <= e13;
57             when e13=> next_state <= e14;
58             when e14=> next_state <= e15;
59             when e15=> next_state <= e0;
60             when others=> next_state <= e0;
61         end case;
62         sal <= present_state;
63     end process;
64 end arqcont;
```

Código (VGA)

```
Text Editor - C:/Users/Sergio/Desktop/VLSI/Práctica5/ALU_VGA/ALU_VGA - ALU_VGA - [...]
```

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_UNSIGNED.all;
4 entity romDatos is port
5 (
6     bus_dir: in std_logic_vector(2 downto 0);
7     cs: in std_logic;
8     bus_datos: out std_logic_vector(2 downto 0)
9 );
10 end romDatos;
11 architecture arqromDatos of romDatos is
12     constant L0: std_logic_vector(2 downto 0):="000";
13     constant L1: std_logic_vector(2 downto 0):="001";
14     constant L2: std_logic_vector(2 downto 0):="010";
15     constant L3: std_logic_vector(2 downto 0):="011";
16     constant L4: std_logic_vector(2 downto 0):="100";
17     constant L5: std_logic_vector(2 downto 0):="101";
18     constant L6: std_logic_vector(2 downto 0):="110";
19     constant L7: std_logic_vector(2 downto 0):="111";
20     type memoria is array (7 downto 0) of std_logic_vector(2 downto 0);
21     constant mem_rom:memoria:=(L7,L6,L5,L4,L3,L2,L1,L0);
22     signal dato: std_logic_vector(2 downto 0);
23 begin
24     prom: process(bus_dir)
25     begin
26         dato<=mem_rom(conv_integer(bus_dir));
27     end process prom;
28     pbuf: process(dato,cs)
29     begin
30         if(cs='1') then
31             bus_datos<=dato;
32         else
33             bus_datos<=(others=>'Z');
34         end if;
35     end process pbuf;
36 end arqromDatos;
```

2% 00:00:48

```
Text Editor - C:/Users/Sergio/Desktop/VLSI/Práctica5/ALU_VGA/ALU_VGA - ALU_VGA - [...]
```

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_UNSIGNED.all;
4 entity rom is port
5 (
6     bus_dir: in std_logic_vector(2 downto 0);
7     cs: in std_logic;
8     bus_datos: out std_logic_vector(6 downto 0)
9 );
10 end rom;
11 architecture arqrom of rom is
12     constant L0: std_logic_vector(6 downto 0):="10000000";
13     constant L1: std_logic_vector(6 downto 0):="11110001";
14     constant L2: std_logic_vector(6 downto 0):="01001000";
15     constant L3: std_logic_vector(6 downto 0):="01100000";
16     constant L4: std_logic_vector(6 downto 0):="00110001";
17     constant L5: std_logic_vector(6 downto 0):="00100010";
18     constant L6: std_logic_vector(6 downto 0):="00000010";
19     constant L7: std_logic_vector(6 downto 0):="11110000";
20     type memoria is array (7 downto 0) of std_logic_vector(6 downto 0);
21     constant mem_rom:memoria:=(L7,L6,L5,L4,L3,L2,L1,L0);
22     signal dato: std_logic_vector(6 downto 0);
23 begin
24     prom: process(bus_dir)
25     begin
26         dato<=mem_rom(conv_integer(bus_dir));
27     end process prom;
28     pbuf: process(dato,cs)
29     begin
30         if(cs='1') then
31             bus_datos<=dato;
32         else
33             bus_datos<=(others=>'Z');
34         end if;
35     end process pbuf;
36 end arqrom;
```

2% 00:00:48

Código (VGA)

```
Text Editor - C:/Users/Sergio/Desktop/VLSI/Practica5/ALU_VGA/ALU_VGA - ALU_VGA - [...]
```

```
1 library ieee;
2 use ieee.std_logic_arith.all;
3 use ieee.std_logic_1164.all;
4 entity genMhz is port(
5     clk50mhz: in std_logic;
6     clk25mhz: buffer std_logic:= '0'
7 );
8 end genMhz;
9
10 architecture arqgenMhz of genMhz is
11 begin
12 process(clk50mhz)
13 begin
14     if(clk50mhz' event and clk50mhz='1') then
15         clk25mhz<= not clk25mhz;
16     end if;
17 end process;
18 end arqgenMhz;
```

```
22
23 LIBRARY ieee;
24 USE ieee.std_logic_1164.all;
25
26 ENTITY vga_controller IS
27 GENERIC(
28     h_pulse : INTEGER := 96; --horizontal sync pulse width in pixels
29     h_bp : INTEGER := 48; --horizontal back porch width in pixels
30     h_pixels : INTEGER := 640; --horizontal display width in pixels
31     h_fp : INTEGER := 16; --horizontal front porch width in pixels
32     h_pol : STD_LOGIC := '0'; --horizontal sync pulse polarity (1 = positive, 0
33     v_pulse : INTEGER := 2; --vertical sync pulse width in rows
34     v_bp : INTEGER := 33; --vertical back porch width in rows
35     v_pixels : INTEGER := 480; --vertical display width in rows
36     v_fp : INTEGER := 10; --vertical front porch width in rows
37     v_pol : STD_LOGIC := '0'); --vertical sync pulse polarity (1 = positive, 0 =
38
39 PORT(
40     pixel_clk : IN STD_LOGIC; --pixel clock at frequency of VGA mode being used
41     reset_n : IN STD_LOGIC; --active low asynchronous reset
42     h_sync : OUT STD_LOGIC; --horizontal sync pulse
43     v_sync : OUT STD_LOGIC; --vertical sync pulse
44     disp_ena : OUT STD_LOGIC; --display enable ('1' = display time, '0' = blanking
45     column : OUT INTEGER; --horizontal pixel coordinate
46     row : OUT INTEGER; --vertical pixel coordinate
47     n_blank : OUT STD_LOGIC; --direct blanking output to DAC
48     n_sync : OUT STD_LOGIC; --sync-on-green output to DAC
49 END vga_controller;
```

```
51 ARCHITECTURE behavior OF vga_controller IS
52     CONSTANT h_period : INTEGER := h_pulse + h_bp + h_pixels + h_fp; --total number of pixel clocks in a row
53     CONSTANT v_period : INTEGER := v_pulse + v_bp + v_pixels + v_fp; --total number of rows in column
54 BEGIN
55     --n_blank <= '1'; --no direct blanking
56     --n_sync <= '0'; --no sync on green
57
58     PROCESS(pixel_clk, reset_n)
59         VARIABLE h_count : INTEGER RANGE 0 TO h_period - 1 := 0; --horizontal counter (counts the columns)
60         VARIABLE v_count : INTEGER RANGE 0 TO v_period - 1 := 0; --vertical counter (counts the rows)
61     BEGIN
62         IF(reset_n = '0') THEN --reset asserted
63             h_count := 0; --reset horizontal counter
64             v_count := 0; --reset vertical counter
65             h_sync <= h_pol; --deassert horizontal sync
66             v_sync <= v_pol; --deassert vertical sync
67             disp_ena <= '0'; --disable display
68             column <= 0; --reset column pixel coordinate
69             row <= 0; --reset row pixel coordinate
70
71         ELSIF(pixel_clk'EVENT AND pixel_clk = '1') THEN
72             --counters
73             IF(h_count < h_period - 1) THEN --horizontal counter (pixels)
74                 h_count := h_count + 1;
75             ELSE
76                 h_count := 0;
77                 IF(v_count < v_period - 1) THEN --vertical counter (rows)
78                     v_count := v_count + 1;
79                 ELSE
80                     v_count := 0;
81                 END IF;
82             END IF;
83
84             --horizontal sync signal
85             IF(h_count < h_pulse + h_bp OR h_count > h_pixels + h_fp + h_pulse) THEN
86                 h_sync <= NOT h_pol; --deassert horizontal sync pulse
87             ELSE
88                 h_sync <= h_pol; --assert horizontal sync pulse
89             END IF;
90
91             --vertical sync signal
92             IF(v_count < v_pulse + v_bp OR v_count > v_pixels + v_fp + v_pulse) THEN
93                 v_sync <= NOT v_pol; --deassert vertical sync pulse
94             ELSE
95                 v_sync <= v_pol; --assert vertical sync pulse
96             END IF;
97         END IF;
98     END PROCESS;
99 END behavior;
```

Código (VGA)

```
Text Editor - C:/Users/Sergio/Desktop/VLSI/Práctica5/ALU_VGA/ALU_VGA - ALU_VGA - [vga_controller.vhd]
File Edit View Project Processing Tools Window Help Search altera.com


71 row <= 0; --reset row pixel coordinate
72
73 ELSIF(pixel_clk'EVENT AND pixel_clk = '1') THEN
74
75 --counters
76 IF(h_count < h_period - 1) THEN --horizontal counter (pixels)
77   h_count := h_count + 1;
78 ELSE
79   h_count := 0;
80   IF(v_count < v_period - 1) THEN --vertical counter (rows)
81     v_count := v_count + 1;
82   ELSE
83     v_count := 0;
84   END IF;
85 END IF;
86
87 --horizontal sync signal
88 IF(h_count < h_pixels + h_fp OR h_count > h_pixels + h_fp + h_pulse) THEN
89   h_sync <= NOT h_pol; --deassert horizontal sync pulse
90 ELSE
91   h_sync <= h_pol; --assert horizontal sync pulse
92 END IF;
93
94 --vertical sync signal
95 IF(v_count < v_pixels + v_fp OR v_count > v_pixels + v_fp + v_pulse) THEN
96   v_sync <= NOT v_pol; --deassert vertical sync pulse
97 ELSE
98   v_sync <= v_pol; --assert vertical sync pulse
99 END IF;
100
101 --set pixel coordinates
102 IF(h_count < h_pixels) THEN --horizontal display time
103   column <= h_count; --set horizontal pixel coordinate
104 END IF;
105 IF(v_count < v_pixels) THEN --vertical display time
106   row <= v_count; --set vertical pixel coordinate
107 END IF;
108
109 --set display enable output
110 IF(h_count < h_pixels AND v_count < v_pixels) THEN --display time
111   disp_ena <= '1'; --enable display
112 ELSE --blanking time
113   disp_ena <= '0'; --disable display
114 END IF;
115
116 END IF;
117 END PROCESS;
118
119 END behavior;
```

296

29

29

Código (TOP)



Pin planner

Pin Planner - C:\Users\Sergio\Desktop\VL5\Practica5\ALU_VGA\ALU_VGA

File Edit View Processing Tools Window Help

Groups: Named: *

Node Name Direction

- blue[3..0] Output Group
- blue[2] Output Group
- green[3..0] Output Group
- red[3..0] Output Group

Groups Report

Tasks

- Early Pin Planning
- Early Pin Planning..
- Run I/O Assignment Anal..

Top View - WireBoard
MAX10 - 10M50064M7C75

Pin Legend

- User I/O
- User assigned...
- Fitter assigne...
- Unbonded pad
- Reserved pin
- Other configu...
- DEV_OE
- DEV_CLR
- DIFF_n
- DIFF_p
- no

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	Trist Preservation
blue[3]	Output	PIN_N2	2	B2_NO	PIN_N2	2.5 V		12mA (default)	2 (default)		
blue[2]	Output	PIN_P4	2	B2_NO	PIN_P4	2.5 V		12mA (default)	2 (default)		
blue[1]	Output	PIN_T1	2	B2_NO	PIN_T1	2.5 V		12mA (default)	2 (default)		
blue[0]	Output	PIN_P1	2	B2_NO	PIN_P1	2.5 V		12mA (default)	2 (default)		
green[3]	Output	PIN_R1	2	B2_NO	PIN_R1	2.5 V		12mA (default)	2 (default)		
green[2]	Output	PIN_R2	2	B2_NO	PIN_R2	2.5 V		12mA (default)	2 (default)		
green[1]	Output	PIN_T2	2	B2_NO	PIN_T2	2.5 V		12mA (default)	2 (default)		
green[0]	Output	PIN_W1	2	B2_NO	PIN_W1	2.5 V		12mA (default)	2 (default)		
h_sync	Output	PIN_N3	2	B2_NO	PIN_N3	2.5 V		12mA (default)	2 (default)		
input_clk	Input	PIN_P11	3	B3_NO	PIN_P11	2.5 V		12mA (default)			
red[3]	Output	PIN_Y1	3	B3_NO	PIN_Y1	2.5 V		12mA (default)	2 (default)		
red[2]	Output	PIN_Y2	3	B3_NO	PIN_Y2	2.5 V		12mA (default)	2 (default)		
red[1]	Output	PIN_V1	2	B2_NO	PIN_V1	2.5 V		12mA (default)	2 (default)		
red[0]	Output	PIN_AA1	3	B3_NO	PIN_AA1	2.5 V		12mA (default)	2 (default)		

0% 00:00:00

Pin Planner - C:\Users\Sergio\Desktop\VL5\Practica5\ALU_VGA\ALU_VGA

File Edit View Processing Tools Window Help

Groups: Named: *

Node Name Direction

- blue[3..0] Output Group
- green[3..0] Output Group
- red[3..0] Output Group

Groups Report

Tasks

- Early Pin Planning
- Early Pin Planning..
- Run I/O Assignment Anal..


Top View - WireBoard
MAX10 - 10M50064M7C75

Pin Legend

- User I/O
- User assigned...
- Fitter assigne...
- Unbonded pad
- Reserved pin
- Other configu...
- DEV_OE
- DEV_CLR
- DIFF_n
- DIFF_p
- no

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	Trist Preservation
h_sync	Output	PIN_N3	2	B2_NO	PIN_N3	2.5 V		12mA (default)	2 (default)		
input_clk	Input	PIN_P11	3	B3_NO	PIN_P11	2.5 V		12mA (default)			
red[3]	Output	PIN_Y1	3	B3_NO	PIN_Y1	2.5 V		12mA (default)	2 (default)		
red[2]	Output	PIN_Y2	3	B3_NO	PIN_Y2	2.5 V		12mA (default)	2 (default)		
red[1]	Output	PIN_V1	2	B2_NO	PIN_V1	2.5 V		12mA (default)	2 (default)		
red[0]	Output	PIN_AA1	3	B3_NO	PIN_AA1	2.5 V		12mA (default)	2 (default)		
reset	Input	PIN_F15	7	B7_NO	PIN_F15	2.5 V		12mA (default)			
saifinal[3]	Output	PIN_B10	7	B7_NO	PIN_B10	2.5 V		12mA (default)	2 (default)		
saifinal[2]	Output	PIN_A10	7	B7_NO	PIN_A10	2.5 V		12mA (default)	2 (default)		
saifinal[1]	Output	PIN_A9	7	B7_NO	PIN_A9	2.5 V		12mA (default)	2 (default)		
saifinal[0]	Output	PIN_A8	7	B7_NO	PIN_A8	2.5 V		12mA (default)	2 (default)		
v_sync	Output	PIN_N1	2	B2_NO	PIN_N1	2.5 V		12mA (default)	2 (default)		
<< new node >>											

0% 00:00:00



ALU AUTOMATIZADA

Integrantes:

- Kennedy Villa Carolina
- Murrieta Villegas Alfonso
- Reza Chavarria Sergio Gabriel
- Valdespino Mendieta Joaquin

Conclusiones

- ⬡ A partir del conjunto de componentes se puede realizar una gran cantidad de proyectos complejos para un propósito en específico.
- ⬡ Se pudo desarrollar la ALU automatizada con salida VGA gracias al uso de los conceptos vistos a lo largo del curso.



Referencias

- Fonseca E. (2020) VGA 3. Encontrado el 12 de noviembre de 2020, en <https://youtu.be/dDPRDm7rY7Y>
- Fonseca E. (2020) ULA. Encontrado el 12 de noviembre de 2020 en <https://youtu.be/8vszGhGa1RI>
- Fonseca E. (2016). *RESUMEN práctica VGA*. Recuperado el 12 de noviembre de 2020: <https://bloglabdsd.files.wordpress.com/2015/02/resumen-practiva-vga.pdf>