
## Single Cycle Architecture


Part 4


### A3 Due Friday 10pm \*upload pdf


- Office Hours Today Wed: 1-2
- Thursday: 12-1:30
- Sean (no office hours tomorrow)

### How the Instruction Bits are Broken up:









## Add Jump control line

Type	Reg	ALU	Mem	Reg	Mem	Mem	Branch	ALU	ALU	Jump
	Dst	Src	ToReg	Write	Read	Write		op1	op0	_
R-format	1	0	0	1	0	0	0	1	0	
lw	0	1	1	1	1	0	0	0	0	
SW	X	1	X	0	0	1	0	O	0	
beq	X	0	X	0	0	0	1	0	1	
Jump	X	X	X	0	0	0		X	X	1


#### What is value of Branch Bit Control Line for the JUMP Instruction

A) 1 B) 0 C) X


Type	Reg	ALU	Mem	Reg	Mem	Mem	Branch	ALU	ALU	Jump
	Dst	Src	ToReg	Write	Read	Write		op1	op0	
R-format	1	0	0	1	0	0	0	1	0	
lw	0	1	1	1	1	0	0	0	0	
SW	X	1	X	0	0	1	0	0	0	
beq	X	0	X	0	0	0	1	0	1	
Jump	X	X	X	0	0	0		X	X	1

## Add Jump control line


Type							Branch	ALU	ALU	Jump
	Dst	Src	ToReg	Write	Read	Write		op1	op0	
R-format	1	0	0	1	0	0	0	1	0	0
lw	0	1	1	1	1	0	0	0	0	0
SW	X	1	X	0	0	1	0	O	0	0
beq	X	0	X	O	О	0	1	0	1	0
Jump	X	X	X	0	0	0	$\mathbf{X}$	X	X	1




- Suppose memory units take 200 ps (picoseconds), ALUs 100 ps, register files 50 ps, no delay on other units
- Jumps take 200 ps, branches take 350 ps, R-format instructions 400 ps, stores 550 ps, loads 600 ps.




- Suppose memory units take 200 ps (picoseconds), ALUs 100 ps, register files 50 ps, no delay on other units
- Jumps take 200 ps, branches take 350 ps, R-format instructions 400 ps, stores 550 ps, loads 600 ps.





- Suppose memory units take 200 ps (picoseconds), ALUs 100 ps, register files 50 ps, no delay on other units
- Jumps take 200 ps, branches take 350 ps, R-format instructions 400 ps, stores 550 ps, loads 600 ps.





- Suppose memory units take 200 ps (picoseconds), ALUs 100 ps, register files 50 ps, no delay on other units
- Jumps take 200 ps, branches take 350 ps, R-format instructions 400 ps, stores 550 ps, loads 600 ps.












C) 1 or X for some instruction



# Add Jrel control line

Type	Reg	ALU	Mem	Reg	Mem	Mem	Branch	ALU	ALU	Jrel
	Dst	Src	ToReg	Write	Read	Write		op1	op0	
R-format	1	0	0	1	0	0	0	1	0	0
lw	0	1	1	1	1	0	0	0	0	0
SW	X	1	X	0	0	1	0	0	0	0
beq	X	0	X	0	0	0	1	0	1	0
Jrel	X	X	X	0	0	0	X	X	X	1

### Performance of Single Cycle Machines

- Suppose memory units take 200 ps (picoseconds), ALUs 100 ps, register files 50 ps, no delay on other units
- Jumps take 200 ps, branches take 350 ps, R-format instructions 400 ps, stores 550 ps, loads 600 ps.
- Clock period must be increased to 600 ps or more
- Even worse when floating-point instructions are implemented
- Idea: use multicycle implementation and R format

### Modifying the datapath

- Normally design complete datapath for all instructions together.
- Various ways to modify datapath. The following is one approach for adding a new assembly instruction:
  - 1. Determine what datapath is needed for new command
  - 2. Check if any components in current datapath can be used
  - 3. Wire in components of new datapath into existing datapath Probably requires MUXes
  - 4. Add new control signals to Control units
  - 5. Adjust old control signals to account for new command