


Single Cycle Architecture


Part 3

How the Instruction Bits are Broken up:










Control Units: Course Notes



Load/store: lw \$t1, 100 (\$t2) \Rightarrow lw rt, 100 (rs)

31 2625 2120 1615 0

35/43 rs rt offset

6 bits 5 bits 5 bits 16 bits


Load/store: lw \$t1, 100(\$t2) \Rightarrow lw rt,100(rs)

31 2625 2120 1615 0


35/43 rs rt offset


6 bits 5 bits 5 bits 16 bits

Load	/store: 1	w \$t1,	100(\$t2	$(2) \Rightarrow \text{IW rt, IUU (rs)}$	
	31 26	25 21	20 16	15	0
	35/43	rs	rt	offset	
	6 bits	5 bits	5 bits	16 bits	




Load	/store:	lw	\$t1,	100(\$t	2) ====================================	lw	rt,100(rs)	
	31 2	6 25	21	20 1	6 15			0
	35/43	;	rs	rt		off	set	
	6 bits		5 bits	5 bits		16 bits	5	





WHICH ONE OF THE FOLLOWING MUST BE TRUE TO COMPLETE SW instruc


- A) MemWrite = OFF (Low), MemtoReg = 1
- B) ALUSrc = 1 RegDst =1
- C) ALUSrc =1, MemWrite =1
- D)MemtoReg =1, MemWrite =1
- E)MemtoReg = X, ALUSrc = 0



apping of operation to ALU control input:


apping of operation to MEC control input.									
Opcode	Operation	ALUop	Funct	ALU	ALU				
				action	ctrl input				
35	lw	00	XXXXXX	add	0010				
43	SW	00	XXXXXX	add	0010				
4	beq	01	XXXXXX	subtract	0110				
0	add	10	100000	add	0010				
0	sub	10	100010	subtract	0110				
0	and	10	100100	AND	0000				
0	or	10	100101	OR	0001				
0	slt	10	101010	slt	0111				


ALUop			F	Operation				
ALUop1	ALUop0	F5	F4	F3	F2	F1	F0	3210
0	0	X	X	X	X	X	X	0010
X(0)	1	X	X	X	X	X	X	0110
1	X(0)	X	X	0	0	0	0	0010
1	X(0)	X	X	0	0	1	0	0110
1	X(0)	X	X	0	1	0	0	0000
1	X(0)	X	X	0	1	0	1	0001
1	X(0)	X	X	1	0	1	0	0111




Type	Reg	ALU	Mem	Reg	Mem	Mem	Branch	ALU	ALU
	Dst	Src	ToReg	Write	Read	Write		op1	op0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
SW	X	1	X	O	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1

Type	Dec Opcode	Binary Opcode
R-format	0	000 000
lw	35	100 011
SW	43	101 011
beq	4	000 100







SET ON LESS THAN INSTRUCTION


slt \$d, \$a, \$b R-Format

Description:

If \$a is less than \$b, \$d is set to one. It gets zero otherwise.

Operation:

if $\$s < \$t \rightarrow \$d = 1$; else \$d = 0; Advance PC +4 • Recall that a 32bit ALU is actually a series of 1-bit ALUs that are all • Performing the same operation.



Hardware for SLT: Internal using ALU

Zero sent to every bit Except first:

This is dependent on Sign of the difference Between a, and b.

IS a < b, if so a-b, and a is smaller Answer will be negative


If a = -3, b = -4 answer will be positive If a = -5, b = -4 answer will be negative also

We need to examine the very Last Bit Is this big indicating a negative answer: This bit is used to SET first bit of answer

Binvert Operation CarryIn CarryIn b0 ALÚ0 → Result0 Less CarryOut CarryIn ALÚ1 ➤ Result1 Less CarryOut CarryIn ALÚ2 → Result2 Less CarryOut CarryIn CarryIn → Result31 Set ALU31 b31 → Overflow Less

Mapping of operation to ALU control input:

Opcode	Operation	ALUop	Funct	ALU	ALU
				action	ctrl input
35	lw	00	XXXXXX	add	0010
43	SW	00	XXXXXX	add	0010
4	beq	01	XXXXXX	subtract	0110
0	add	10	100000	add	0010
0	sub	10	100010	subtract	0110
0	and	10	100100	AND	0000
0	or	10	100101	OR	0001
0	slt	10	101010	slt	0111



Mapping of operation to ALU control input:

Binvert	CarryIn	Operation	Opcode	Operation	ALUop	Funct	ALU	ALU
	a0 → CarryIn						action	ctrl input
\vdash	b0 → ALÚ0 Less	→ Result0	35	lw	00	XXXXXX	add	0010
	CarryOut		43	SW	00	XXXXXX	add	0010
	a1 → CarryIn		4	beq	01	XXXXXX	subtract	0110
	b1 → ALU1 0 → Less CarryOut	Result1	0	add	10	100000	add	0010
-	Canyou		0	sub	10	100010	subtract	0110
	a2 — CarryIn b2 — ALU2	Result2	0	and	10	100100	AND	0000
0 —		Resultz	0	or	10	100101	OR	0001
	<u> </u>		0	slt	10	101010	slt	0111
: : !	: : CarryIn				Binvert	Oper Carryin	ration	

Internally
B-invert
Would be tied to the
First Carry-In


→ Result31


➤ Overflow

Set


CarryIn ALU31

Less








- A) Yes: need to be able to WRITE to the Destination Register \$t1
- B) NO, Datapath has everything it needs
- C) Yes: need to be able to compare two registers, \$t2 and \$t3





How the Instruction Bits are Broken up:












How Long Does JUMP TAKE?:


• Jump: Read from Instruction memory


• Shift Left x2: Minimal Time


• Write to PC: Minimal Time


- Jump: Read from Instruction memory (200ps)
- Shift Left x2: Minimal Time (0)
- Write to PC: Minimal Time (0)















Performance of Single Cycle Machines

- Suppose memory units take 200 ps (picoseconds), ALUs 100 ps, register files 50 ps, no delay on other units
- Jumps take 200 ps, branches take 350 ps, R-format instructions 400 ps, stores 550 ps, loads 600 ps.
- Clock period must be increased to 600 ps or more
- Even worse when floating-point instructions are implemented
- Idea: use multicycle implementation and R format

Modifying the datapath

- Normally design complete datapath for all instructions together.
- Various ways to modify datapath. The following is one approach for adding a new assembly instruction:
 - 1. Determine what datapath is needed for new command
 - 2. Check if any components in current datapath can be used
 - 3. Wire in components of new datapath into existing datapath Probably requires MUXes
 - 4. Add new control signals to Control units
 - 5. Adjust old control signals to account for new command

Add jrel \$ra which performs
 PC ← PC + 4 + 4*\$ra



Add jrel \$ra which performs
 PC ← PC + 4 + 4*\$ra



