### 使用七段顯示器進行顯示

```
scan <= 8'b1101_1111;
        end
        3:begin
            seg_number <= ans1%10;
            scan <= 8'b1110_1111;
        end
        4:begin
            seg_number <= ans2/1000;</pre>
            scan <= 8'b1111_0111;
        end
        5:begin
            seg_number <= (ans2/100) % 10;</pre>
            scan <= 8'b1111_1011;
        end
        6:begin
            seg_number <= (ans2/10) % 10;
            scan <= 8'b1111_1101;
        end
        7:begin
            seg_number <= ans2 % 10;
            scan <= 8'b1111_1110;
        default: state <= state;
    endcase
end
assign {CG,CF,CE,CD,CC,CB,CA} = seg_data;
always@(posedge clk) begin
 case(seg_number)
    16'd0:seg_data <= 7'b100_0000;
    16'd1:seg_data <= 7'b111_1001;
    16'd2:seg_data <= 7'b010_0100;
    16'd3:seg_data <= 7'b011_0000;
    16'd4:seg_data <= 7'b001_1001;
    16'd5:seg_data <= 7'b001_0010;
    16'd6:seg_data <= 7'b000_0010;
    16'd7:seg_data <= 7'b101_1000;
    16'd8:seg_data <= 7'b000_0000;
    16'd9:seg_data <= 7'b001_0000;
    default: seg_number <= seg_number;</pre>
  endcase
```

```
set_property -dict {PACKAGE_PIN E3 IOSTANDARD LVCMOS33} [get_ports clk]
#create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {clk}];
##swiches
set_property -dict {PACKAGE_PIN J15 IOSTANDARD LVCMOS33} [get_ports {sw[0]}]
set_property -dict {PACKAGE_PIN L16 IOSTANDARD LYCMOS33} [get_ports {sw[1]}]
set_property -dict {PACKAGE_PIN M13 IOSTANDARD LVCMOS33} [get_ports {sw[2]}]
set_property -dict {PACKAGE_PIN R15 IOSTANDARD LYCMOS33} [get_ports {sw[3]}]
set_property -dict {PACKAGE_PIN R17 IOSTANDARD LVCMOS33} [get_ports {sw[4]}]
set_property -dict {PACKAGE_PIN T18 IOSTANDARD LVCMOS33} [get_ports {sw[5]}]
set_property -dict {PACKAGE_PIN U18 IOSTANDARD LYCMOS33} [get_ports {sw[6]}]
set_property -dict {PACKAGE_PIN R13 IOSTANDARD LYCMOS33} [get_ports {sw[7]}]
set_property -dict {PACKAGE_PIN T8 IOSTANDARD LVCMOS18} [get_ports {sw[8]}]
set_property -dict {PACKAGE_PIN US IOSTANDARD LYCMOS18} [get_ports {sw[9]}]
set_property -dict {PACKAGE_PIN R16 IOSTANDARD LVCMOS33} [get_ports {sw[10]}]
set_property -dict {PACKAGE_PIN T13 IOSTANDARD LVCMOS33} [get_ports {sw[11]}]
set_property -dict {PACKAGE_PIN H6 IOSTANDARD LVCMOS33} [get_ports {sw[12]}]
#set_property -dict { PACKAGE_PIN U11 IOSTANDARD LVCMOS33 } [get_ports { SW[14] }]; #IO_L19N_T3_A09_D25_VREF_14 Sch=sw[14]
set_property -dict {PACKAGE_PIN V10 IOSTANDARD LVCMOS33} [get_ports rst]
```

#### instruction存於IF

```
2 | iiii | ← | → | ¾ | 1 | 10 | // | 10 | // |
```

```
module INSTRUCTION_FETCH(
         clk,
3
         rst,
4
         jump,
5
         branch,
         jump_addr,
6
7
         branch_addr,
8
         PC,
9
0
         IR
1
     );
2
3
     input clk, rst, jump, branch;
     input [31:0] jump_addr, branch_addr;
4
5
6
    output reg [31:0] PC;
7
     output reg [31:0] IR;
8
9
     reg [31:0] instruction [255:0];
0
     //output instruction
  - always @(posedge clk or posedge rst)
2 🗎 begin
3 🗎
         if(rst) begin
             IR <= 32'd0;
4
     instruction[0] = 32'b00000000010100111100100000101010;
5
6
     instruction[1] = 32'b0000000000101000100100000100000;
7
     instruction[2] = 32'b00000000000100010101000000100000;
     instruction[3] = 32'b000000_00000_00000_00000_00000;
     instruction[4] = 32'b00010111001000000000000001011000;
9
0
     instruction[5] = 32'b00000000010100000110100000100100;
     instruction[6] = 32'b000000_00000_00000_00000_00000;
1
2
     instruction[7] = 32'b000000_00000_00000_00000_100000;
     instruction[8] = 32'b000000_00000_00000_00000_100000;
3
     instruction[9] = 32'b00010101101000000000000000001001;
4
5
     instruction[10] = 32'b000000_00000_00000_00000_00000;
     instruction[111] = 32'h000000 00000 00000 00000 00000 100000
```

ID內 在rst時會配置好register的初始值,包含按鈕的值

):/Ben/Digital Design/lab4/CO\_LAB4/CO\_LAB4.srcs/sources\_1/imports/CO\_Lab3\_408410027/INSTRUCTION\_DECODE.v


# output的LED,使用wire直接跟\$9 \$10接入 並且傳給七段 顯示器

```
top TOP(
       .clk(clk),
       .rst(rst),
       .sw(sw),
       .CA(CA),
       .CB(CB),
       .CC(CC),
       .CD(CD).
       .CE(CE),
       .CF(CF),
       .CG(CG),
       .ANO(ANO),
       .AN1(AN1),
       .AN2(AN2),
       .AN3(AN3),
       .AN4(AN4),
       .AN5(AN5),
       .AN6(AN6),
       .AN7(AN7),
       .result1(ID.REG[9]),
       .result2(ID.REG[10])
   );
Degwoyn j Berond Trattion <= 12M7'2M4'2M2'2M7'2M7'2M0')
51 📄
          //first_number <= {sw11,sw10,sw9,sw8,sw7,sw6};
52 🗏
          else begin
                 ans1 <= result1[12:0];
53
                 ans2 <= result2[12:0];
55 📄
56 📄 end
```


#### CPU設計在

# CO\_LAB4\CO\_LAB4.srcs\sources\_1\imports\CO\_Lab3\_ 408410027

## bitstream檔案 1.2MB



# 按下rst設置input



放開rst 計算並顯示 左為大於 右為小於

