数字逻辑与处理器基础实验

Quartus II使用说明


提纲




- 新建工程
- 设置Unused Pin类型
- 编译、绑定管脚
- 程序下载
- TimeQuest时序约束

启动Quartus软件











数字逻辑与处理器基础 实验








设置工程路径、工程名称和顶层设计模块名,之后单击next






添加verilog文件,之后next





设置FPGA型号: EP2C35F672C6, 之后next, 直到finish



提纲




- 新建工程
- 设置Unused Pin类型
- 编译、绑定管脚
- 程序下载
- TimeQuest时序约束



设置Unused Pin类型


Assignment->Device, 打开窗口, 单击Device and Pin Options







在Unused Pins标签下设置未用引脚为"As input tri-stated",之后确定



提纲




- 新建工程
- 设置Unused Pin类型
- 编译、绑定管脚
- 程序下载
- TimeQuest时序约束

编译




单击Start Compilation按钮开始编译



编译




编译完成显示如下



PLECTON AND THE PROPERTY OF TH

引脚绑定-方法1


编译完成后,点击Assignment->Pin Planner



引脚绑定-方法1




在Pin Planner窗口,每一个引脚对应的Location位置输入引脚号,"PIN_"不用输入,会自动补上



引脚绑定-方法1

BY BE CHANGE TO SEE THE PROPERTY OF THE PROPER


引脚制定完成后,必须重新编译工程








在QuartusII工程所在目录下,找到扩展名为.qsf的文件,其文件名和工程名相同



引脚绑定-方法2



使用文本编辑器打开.qsf文件,可按如下格式指定引脚



引脚绑定-方法2



- 使用.qsf文件指定引脚的方法,可在新建工程完成 之后直接进行,不需要先编译再修改qsf文件
- 通过qsf文件指定完引脚后,必须重新编译工程, 才能使引脚指定生效

提纲




- 新建工程
- 设置Unused Pin类型
- 编译、绑定管脚
- 程序下载
- TimeQuest时序约束

程序下载

ST BC 1995 - BANK O PRINCE OF THE PRINCE OF


单击programmer按钮








单击Hardware Setup按钮,设置下载线








在Hardware Setup窗口,设置selected hardware为USB-Blaster,之后close





STRUCTURE TO STRUC


选择下载模式为JTAG








添加*.sof下载文件, programmer窗口缺省会添加当前工程的sof文件, 也可手动添加文件





OTRC 1995 - Stranger

单击Start按钮开始下载




提纲



- 新建工程
- 设置Unused Pin类型
- 编译、绑定管脚
- 程序下载
- TimeQuest时序约束




单击Tools->TimeQuestTimingAnalyzer,启动TimeQuest






STATE TOPS - BROWN

双击Tasks->Create Timing Netlist





点击Constraints->Create Clock







设置时钟约束名,时钟周期

Create Cl	lock				x
Clock name:	dk_50M		<u> </u>		
Period:	20	ns			
-Waveform	edges				
Rising:		ns			
Falling:		ns	0.00	10.00	20.00
Targets:					
SDC command	d: create_clock -name	cik_50M -peri	od 20		
			Run	Cancel	Help



设置目标信号:单击Target右侧的浏览按钮,打开Name Finder,Collection选择缺省的get_ports,之后单击List按钮

Options Case-insensitive Hierarchical Compatibility mode No duplicates	
Matches	
11 matches found LED0[0] LED0[1] LED0[2] LED0[3] LED0[4] LED0[5] LED0[6] clk reset ud ~LVDS150p/nCEO~	No selected names >
SDC command: [get_ports *]	OK Cancel Help






选择clk信号,单击>按钮,将clock添加到右侧列表,之后单击OK

Collection: get_ports ▼ Filter: * Options	
Case-insensitive Hierarchical Compatibility mode No duplicates	
Matches List 11 matches found	1 selected name
LED0[0] LED0[1] LED0[2] LED0[3] LED0[4] LED0[5] LED0[6]	>> dk >>> <
clk reset ud ~LVDS150p/nCEO~	
SDC command: [get_ports {clk}]	OK Cancel Help




返回之后,在SDC command文本框中出现SDC命令,之后单击Run








- 回到TimeQuest界面之后,单击Constraints->Write SDC file,用缺省设置,单击OK关闭窗口。写出的SDC文件名通常为"工程名.out.sdc"。
- 之后关闭TimeQuest。






回到QuartusII,单击Assignment->Settings,选择TimeQuestTiming Analyzer







在右侧将生成的SDC文件添加到SDC file列表





重新编译工程,编译完成之后,可以在TimeQuest分析结果中查看时序报告

