SPD0301

Product Preview

128 x 64 Dot Matrix **OLED/PLED Segment/Common Driver with Controller**

This document contains information on a product under development. Solomon Systech reserves the right to change or discontinue this product without notice.



Appendix: IC Revision history of SPD0301 Specification

Version	Change Items	Effective Date
0.10	1 st Release	03-Nov-09



Solomon Systech | Nov 2009 | P 2/57 | Rev 0.10 | SPD0301

CONTENT

1	GENERAL DESCRIPTION	7
2	FEATURES	7
3	ORDERING INFORMATION	
4	BLOCK DIAGRAM	8
5	DIE PAD FLOOR PLAN	9
6	PIN DESCRIPTION	11
7	FUNCTIONAL BLOCK DESCRIPTIONS	14
7.1 7.2 7.3 7.4 7.5 7.6 7.7 7.8	MCU Interface selection 7.1.1 MCU Parallel 6800-series Interface 7.1.2 MCU Parallel 8080-series Interface 7.1.3 MCU Serial Interface (4-wire SPI) 7.1.4 MCU Serial Interface (3-wire SPI) 7.1.5 MCU I ² C Interface COMMAND DECODER OSCILLATOR CIRCUIT AND DISPLAY TIME GENERATOR RESET CIRCUIT SEGMENT DRIVERS / COMMON DRIVERS GRAPHIC DISPLAY DATA RAM (GDDRAM) SEG/COM DRIVING BLOCK POWER ON AND OFF SEQUENCE	14 15 17 18 21 22 22
8	COMMAND TABLE	
	Data Read / Write	
8.1	DATA KEAD/ WRITE	
8.1 9	COMMAND DESCRIPTIONS	34
		34 34 35 36 36 37 37 37 37 37 40 40 43

	9.2.3 Deactivate Scroll (2Eh)	46
	9.2.3 Deactivate Scroll (2Eh)	46
	9.2.5 Set Vertical Scroll Area (A3h)	46
9.3	ADVANCE GRAPHIC ACCELERATION COMMAND	46
	9.3.1 Content Scroll Setup (2Ch/2Dh)	46
10	MAXIMUM RATINGS	47
11	DC CHARACTERISTICS	48
12	AC CHARACTERISTICS	49
13	APPLICATION EXAMPLE	55
14	PACKAGE INFORMATION	56
14.1	SPD0301Z DIE TRAY INFORMATION	56



 Solomon Systech
 Nov 2009
 P 4/57
 Rev 0.10
 SPD0301

FIGURES

Figure 4-1 : SPD0301 Block Diagram	8
Figure 5-1: SPD0301Z Die Drawing	9
Figure 5-2: SPD0301Z alignment mark dimension	9
Figure 7-1: Data read back procedure - insertion of dummy read	15
Figure 7-2 : Example of Write procedure in 8080 parallel interface mode	
Figure 7-3: Example of Read procedure in 8080 parallel interface mode	15
Figure 7-4: Display data read back procedure - insertion of dummy read	16
Figure 7-5: Write procedure in 4-wire Serial interface mode	17
Figure 7-6: Write procedure in 3-wire Serial interface mode	17
Figure 7-7: I ² C-bus data format	19
Figure 7-8: Definition of the Start and Stop Condition	20
Figure 7-9: Definition of the acknowledgement condition	20
Figure 7-10: Definition of the data transfer condition	20
Figure 7-11: Oscillator Circuit and Display Time Generator	21
Figure 7-12 : Segment Output Waveform in three phases	22
Figure 7-13: GDDRAM pages structure of SPD0301	23
Figure 7-14: Enlargement of GDDRAM (No row re-mapping and column-remapping)	23
Figure 7-15 : I _{REF} Current Setting by Resistor Value	24
Figure 7-16: The Power ON sequence	25
Figure 7-17: The Power OFF sequence	
Figure 9-1 : Address Pointer Movement of Page addressing mode	
Figure 9-2: Example of GDDRAM access pointer setting in Page Addressing Mode (No row and column-remapping	
Figure 9-3 : Address Pointer Movement of Horizontal addressing mode	
Figure 9-4 : Address Pointer Movement of Vertical addressing mode	35
Figure 9-5: Example of Column and Row Address Pointer Movement (LS pin pulled LOW)	
Figure 9-6 : Transition between different modes	
Figure 9-7: Horizontal scroll example: Scroll RIGHT by 1 column	
Figure 9-8: Horizontal scroll example: Scroll LEFT by 1 column	
Figure 9-9 : Horizontal scrolling setup example (LS pin pull LOW)	
Figure 9-10 : Continuous Vertical scrolling setup example (LS pin pull LOW)	
Figure 9-11 : Continuous Vertical and Horizontal scrolling setup example (LS pin pull LOW)	46
Figure 12-1: 6800-series MCU parallel interface characteristics	
Figure 12-2 : 8080-series parallel interface characteristics.	
Figure 12-3 : Serial interface characteristics (4-wire SPI)	52
Figure 12-4: Serial interface characteristics (3-wire SPI)	
Figure 12-5: I ² C interface Timing characteristics	
Figure 13-1 : Application Example of SPD0301Z.	
Figure 14-1: SPD0301Z die tray information	56
Figure 13-1 : Application Example of SPD0301Z	

 SPD0301
 Rev 0.10
 P 5/57
 Nov 2009
 Solomon Systech

TABLE

Table 3-1: Ordering Information	7
Table 5-1: SPD0301Z Bump Die Pad Coordinates	
Table 6-1: SPD0301 Pin Description	
Table 6-2 : Bus Interface selection	11
Table 7-1: MCU interface assignment under different bus interface mode	
Table 7-2: Control pins of 6800 interface	
Table 7-3: Control pins of 8080 interface	16
Table 7-4: Control pins of 4-wire Serial interface	
Table 7-5: Control pins of 3-wire Serial interface	
Table 8-1: Command Table	26
Table 8-2 : Read Command Table	33
Table 8-3 : Address increment table (Automatic)	33
Table 9-1: Example of Set Display Offset and Display Start Line without Remap	38
Table 9-2: Example of Set Display Offset and Display Start Line with Remap	
Table 9-3 : COM Pins Hardware Configuration	
Table 10-1: Maximum Ratings (Voltage Referenced to V _{SS})	
Table 11-1 : DC Characteristics	
Table 12-1 : AC Characteristics	
Table 12-2: 6800-Series MCU Parallel Interface Timing Characteristics	
Table 12-3: 8080-Series MCU Parallel Interface Timing Characteristics	51
Table 12-4 : Serial Interface Timing Characteristics (4-wire SPI)	
Table 12-5 : Serial Interface Timing Characteristics (3-wire SPI)	
Table 12-6: I ² C Interface Timing Characteristics	54
Confidential Corporation Comporation Confidential Corporation Corp	

Solomon Systech | Nov 2009 | P 6/57 | Rev 0.10 | SPD0301

1 GENERAL DESCRIPTION

SPD0301 is a single-chip CMOS OLED/PLED driver with controller for organic / polymer light emitting diode dot-matrix graphic display system. It consists of 128 segments and 64 commons. This IC is designed for Common Cathode type OLED panel.

The SPD0301 embeds with contrast control, display RAM and oscillator, which reduces the number of external components and power consumption. It has 256-step brightness control. Data/Commands are sent from general MCU through the hardware selectable 6800/8080 series compatible Parallel Interface, I²C interface or Serial Peripheral Interface. It is suitable for many compact portable applications, such as mobile phone sub-display, MP3 player and calculator, etc.

2 FEATURES

- Resolution: 128 x 64 dot matrix panel
- Power supply
 - o $V_{DD} = 1.65 V \sim 3.3 V$ for IC logic o $V_{CC} = 7.0 V \sim 16.0 V$ for Panel driving
- For matrix display
 - o OLED driving output voltage, 16V maximum
 - o Segment maximum source current: 320uA
 - Common maximum sink current: 40mA
 - o 256 step contrast brightness current control
- Embedded 128 x 64 bit SRAM display buffer
- Pin selectable MCU Interfaces:
 - o 8-bit 6800/8080-series parallel interface
 - o 3 /4 wire Serial Peripheral Interface
 - o I²C Interface
- Screen saving continuous scrolling function in both horizontal and vertical direction
- Programmable Frame Rate
- Programmable Multiplexing Ratio
- Row Re-mapping and Column Re-mapping
- On-Chip Oscillator
- Chip layout for COG, COF
- Wide range of operating temperature: -40°C to 85°C

3 ORDERING INFORMATION

Table 3-1: Ordering Information

Ordering Part Number	SEG	СОМ	Package Form	Reference	Remark
SPD0301Z	128	64	COG	Page 9	 Min SEG pad pitch: 37.5um Min COM pad pitch: 27um Min I/O pad pitch: 60 um Die thickness: 300 +/- 15 um

4 BLOCK DIAGRAM

Common Drivers CS#-COM62 COM60 D/C#-R/W# (WR#)-E(RD#)-Display Controller Graphic Display Data RAM (GDDRAM) COM2 BS0 BS1 COM0 MCU Interface BS2 D7 **←** D5 **←** Segment Drivers D4**∢** SEG0 D3**←** SEG1 D2**◆** D1 **◆** D0**∢** SEG126 V_{DD} V_{CC} V_{SS} SEG127 V_{LSS} GPIO ◀ Voltage Control LS Current Control Common Drivers Display Timing Generator Oscillator COM1 COM3 Command Decoder COM61 COM63 CLS. I_{REF} V_{COMH}

Figure 4-1: SPD0301 Block Diagram

 Solomon Systech
 Nov 2009
 P 8/57
 Rev 0.10
 SPD0301

5 DIE PAD FLOOR PLAN




Figure 5-1: SPD0301Z Die Drawing

Die size (after sawing)	5.75 ± 0.05 mm x 0.95 ± 0.05 mm
Die thickness	300 +/- 15um
Min I/O pad pitch	60um
Min SEG pad pitch	37.5um
Min COM pad pitch	27um
Bump height	Nominal 12um

Bump size		
Pad#	X[um]	Y[um]
1~4, 97~100, 127~130, 261~264	59	35
5~14, 87~96	15	108
101~126, 265~290	108	15
15~86	40	100
131~260	22	64

Alignment mark	Position	Size
+ shape	(-2392.2, 18.8)	56.25um x 56.25um
T shape	(2392.2, 18.8)	56.25um x 56.25um
SSL Logo	(2055, 20)	-

(For details dimension please see Figure 5-2)





Figure 5-2: SPD0301Z alignment mark dimension



 SPD0301
 Rev 0.10
 P 9/57
 Nov 2009
 Solomon Systech

Table 5-1: SPD0301Z Bump Die Pad Coordinates

Dia	Dia	· ·	Y
Pin number	Pin name VCOMH	-2794.52	-431.5
2	VCOMH	-2668.32	-431.5
3	VCOMH	-2589.32	-431.5
4	VCOMH	-2510.32	-431.5
5	VLSS	-2439.76	-371.02
6	COM56	-2412.76	-371.02
7	COM57	-2385.76	-371.02
8	COM58	-2358.76	-371.02
9	COM59	-2331.76	-371.02
10	COM60	-2304.76	-371.02
11	COM61	-2277.76	-371.02
12	COM62	-2250.76	-371.02
13	COM63	-2223.76	-371.02
14	VCOMH	-2196.76	-371.02
15	NC	-2130	-399
16	VLSS	-2070	-399
17	VLSS	-2010	-399
18	VLSS	-1950	-399
19	NC	-1890	-399
20	VCC	-1830	-399
21	VCC	-1770	-399
22	VCC	-1710	-399
23	VCC	-1650	-399
24	VCOMH	-1590	-399
25	VCOMH	-1530	-399
26	VCOMH	-1470	-399
27	VCOMH	-1410	-399
28	NC	-1350	-399
29	VSS	-1290	-399
30	VSS	-1230	-399
31	VSS	-1170	-399
32	VDD	-1110	-399
33	VDD	-1050	-399
34	VDD	-990	-399
35	BS0	-930	-399
36	VSS BS1	-870 -810	-399 -399
37 38	VDD	-750	-399
38	BS2	-690	-399
40	VSS	-630	-399
41	GPIO	-570	-399
42	LS	-510	-399
43	CL	-450	-399
44	VSS	-390	-399
45	CS#	-330	-399
46	RES#	-270	-399
47	D/C#	-210	-399
48	VSS	-150 -90	-399
49 50	R/W#(WR#) E(RD#)	-30	-399 -399
	D0	30	-399
51 52	D1	90	-399
53	D2	150	-399
54	D3	210	-399
55	VSS	270	-399
56	D4	330	-399
57	D5	390	-399
58	D6	450	-399
59	D7	510	-399
	1		
60	IREF	570	-399
61	VSS	630	-399
61 62	VSS CLS	630 690	-399 -399
61 62 63	VSS CLS VDD	630 690 750	-399 -399 -399
61 62 63 64	VSS CLS VDD VDD	630 690 750 810	-399 -399 -399 -399
61 62 63 64 65	VSS CLS VDD	630 690 750	-399 -399 -399
61 62 63 64	VSS CLS VDD VDD VCOMH	630 690 750 810 870	-399 -399 -399 -399
61 62 63 64 65 66	VSS CLS VDD VDD VCOMH VCOMH	630 690 750 810 870 930	-399 -399 -399 -399 -399
61 62 63 64 65 66 67	VSS CLS VDD VDD VCOMH VCOMH VCOMH	630 690 750 810 870 930	-399 -399 -399 -399 -399 -399
61 62 63 64 65 66 67 68	VSS CLS VDD VDD VCOMH VCOMH VCOMH VCOMH	630 690 750 810 870 930 990 1050 1110	-399 -399 -399 -399 -399 -399 -399
61 62 63 64 65 66 67 68	VSS CLS VDD VDD VCOMH VCOMH VCOMH VCOMH VCOMH VCC VCC	630 690 750 810 870 930 990 1050 1110 1170	-399 -399 -399 -399 -399 -399 -399 -399
61 62 63 64 65 66 67 68 69 70 71	VSS CLS VDD VDD VCOMH VCOMH VCOMH VCOMH VCOMC VCC VCC VCC	630 690 750 810 870 930 990 1050 1110 1170 1230	-399 -399 -399 -399 -399 -399 -399 -399
61 62 63 64 65 66 67 68 69 70 71 72	VSS CLS VDD VDD VCOMH VCOMH VCOMH VCOMC VCC VCC VCC VCC VCC	630 690 750 810 870 930 990 1050 1110 1170 1230 1290	-399 -399 -399 -399 -399 -399 -399 -399
61 62 63 64 65 66 67 68 69 70 71 72 73	VSS CLS VDD VCOMH VCOMH VCOMH VCOMH VCOMC VCC VCC VCC VCC VCC VCC VCC NC	630 690 750 810 870 930 990 1050 1110 1170 1230 1290 1350	-399 -399 -399 -399 -399 -399 -399 -399
61 62 63 64 65 66 67 68 69 70 71 72 73 74	VSS CLS VDD VCOMH VCOMH VCOMH VCOMC VCC VCC VCC VCC VCC VCC VCC VCC VCC V	630 690 750 810 870 930 990 1050 1110 1170 1230 1290 1350 1410	-399 -399 -399 -399 -399 -399 -399 -399
61 62 63 64 65 66 67 68 69 70 71 72 73 74 75	VSS CLS VDD VDD VCOMH VCOMH VCOMH VCOWH VCC VCC VCC VCC VCC VCC VCC VCC VCC VC	630 690 750 810 930 930 990 1050 11170 1230 1290 1350 1410 1470	-399 -399 -399 -399 -399 -399 -399 -399
61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76	VSS CLS VDD VDD VCOMH VCOMH VCOMH VCOMC VCC VCC VCC VCC VCC VCC VCC VCC VCC V	630 690 750 810 870 930 990 1050 11170 1230 1290 1350 1410 1470 1530 1590	-399 -399 -399 -399 -399 -399 -399 -399
61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76	VSS CLS VDD VDD VCOMH VCOMH VCOMH VCOMH VCOM VCC VCC VCC VCC VCC VCC VCC VCC TRC VLSS VLSS VLSS TR6	630 690 750 810 870 930 990 1050 1110 1170 1230 1290 1350 1410 1470 1530 1590 1650	-399 -399 -399 -399 -399 -399 -399 -399
61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76	VSS CLS VDD VDD VCOMH VCOMH VCOMH VCOMC VCC VCC VCC VCC VCC VCC VCC VCC VCC V	630 690 750 810 870 930 990 1050 11170 1230 1290 1350 1410 1470 1530 1590	-399 -399 -399 -399 -399 -399 -399 -399

Din number	Din nama	v	v
Pin number 81	Pin name VSS	X 1830	-399
82	TR3	1890	-399
83	TR2	1950	-399
84	TR1	2010	-399
85	TR0	2070	-399
86	VCC	2130	-399
87	VCOMH	2196.76	-371.02
88	COM31	2223.76	-371.02
89	COM30	2250.76	-371.02
90	COM29	2277.76	-371.02
91	COM28	2304.76	-371.02
92	COM27	2331.76	-371.02
93	COM26	2358.76	-371.02
94	COM25	2385.76	-371.02
95	COM24	2412.76	-371.02
96 97	VLSS VCOMH	2439.76 2510.32	-371.02 -431.5
98	VCOMH	2589.32	-431.5
99	VCOMH	2668.32	-431.5
100	VCOMH	2794.52	-431.5
101	VCOMH	2770.02	-337.5
102	COM23	2770.02	-310.5
103	COM22	2770.02	-283.5
104	COM21	2770.02	-256.5
105	COM20	2770.02	-229.5
106	COM19	2770.02	-202.5
107	COM18	2770.02	-175.5
108	COM17	2770.02	-148.5
109	COM16	2770.02 2770.02	-121.5 -94.5
110	COM15		
111	COM14 COM13	2770.02 2770.02	-67.5 -40.5
112 113	COM13 COM12	2770.02	-40.5 -13.5
113	COM12 COM11	2770.02	13.5
115	COM10	2770.02	40.5
116	COM9	2770.02	67.5
117	COM8	2770.02	94.5
118	COM7	2770.02	121.5
119	COM6	2770.02	148.5
120	COM5 COM4	2770.02 2770.02	175.5 202.5
121 122	COM3	2770.02	229.5
123	COM2	2770.02	256.5
124	COM1	2770.02	283.5
125	COM0	2770.02	310.5
126	VSS	2770.02	337.5
127	VCOMH	2794.52	431.5
128	VCC	2668.32 2589.32	431.5 431.5
129	VCC	2510.32	431.5
131	VCC	2418.75	431.3
132	SEG0	2381.25	417
133	SEG1	2343.75	417
134	SEG2	2306.25	417
135	SEG3	2268.75	417
136	SEG4	2231.25	417
137	SEG5 SEG6	2193.75 2156.25	417
138 139	SEG7	2118.75	417
140	SEG8	2081.25	417
141	SEG9	2043.75	417
142	SEG10	2006.25	417
143	SEG11	1968.75	417
144	SEG12	1931.25	417
145	SEG13 SEG14	1893.75	417 417
146 147	SEG14 SEG15	1856.25 1818.75	417
147	SEG16	1781.25	417
149	SEG17	1743.75	417
150	SEG18	1706.25	417
151	SEG19	1668.75	417
152	SEG20	1631.25	417
153	SEG21	1593.75	417
154	SEG22	1556.25	417
155	SEG23 SEG24	1518.75	417 417
156 157	SEG24 SEG25	1481.25 1443.75	417
157	SEG25	1406.25	417
159	SEG27	1368.75	417
160	SEG28	1331.25	417

Pin number	Pin name	X	Υ
161 162	SEG29 SEG30	1293.75 1256.25	417 417
163	SEG31	1218.75	417
164	SEG32	1181.25	417
165	SEG33	1143.75	417
166	SEG34	1106.25	417
167	SEG35	1068.75	417
168	SEG36	1031.25	417
169	SEG37	993.75	417
170	SEG38	956.25	417
171	SEG39	918.75	417
172	SEG40	881.25	417
173	SEG41	843.75	417
174	SEG42	806.25	417 417
175 176	SEG43 SEG44	768.75 731.25	417
177	SEG45	693.75	417
178	SEG46	656.25	417
179	SEG47	618.75	417
180	SEG48	581.25	417
181 182	SEG49 SEG50	543.75 506.25	417 417
182	SEG50 SEG51	468.75	417
184	SEG52	431.25	417
185	SEG53	393.75	417
186	SEG54	356.25	417
187	SEG55	318.75	417
188	SEG56	281.25	417
189	SEG57	243.75	417
190	SEG58	206.25	417
191	SEG59	168.75	417
192 193	SEG60 SEG61	131.25 93.75	417 417
194	SEG62	56.25	417
195	SEG63	18.75	417
196	SEG64	-18.75	417
197	SEG65	-56.25	417
198	SEG66 SEG67	-93.75 -131.25	417 417
200	SEG68	-168.75	417
201	SEG69	-206.25	417
202	SEG70	-243.75	417
203	SEG71	-281.25 -318.75	417
204	SEG72 SEG73	-318.75	417 417
206	SEG74	-393.75	417
207	SEG75	-431.25	417
208	SEG76	-468.75	417
209	SEG77	-506.25	417
210 211	SEG78 SEG79	-543.75 -581.25	417 417
212	SEG80	-618.75	417
213	SEG81	-656.25	417
214	SEG82	-693.75	417
215	SEG83	-731.25	417
216 217	SEG84 SEG85	-768.75 -806.25	417 417
218	SEG86	-843.75	417
219	SEG87	-881.25	417
220	SEG88	-918.75	417
221	SEG89	-956.25	417
222 223	SEG90 SEG91	-993.75 -1031.25	417 417
223	SEG92	-1068.75	417
225	SEG93	-1106.25	417
226	SEG94	-1143.75	417
227	SEG95	-1181.25	417
228 229	SEG96 SEG97	-1218.75 -1256.25	417 417
230	SEG98	-1293.75	417
231	SEG99	-1331.25	417
232	SEG100	-1368.75	417
233	SEG101	-1406.25	417
234 235	SEG102 SEG103	-1443.75 -1481.25	417 417
236	SEG103	-1518.75	417
237	SEG105	-1556.25	417
238	SEG106	-1593.75	417
239	SEG107	-1631.25	417
240	SEG108	-1668.75	417

Pin number	Pin name	Х	Y
241	SEG109	-1706.25	417
242	SEG110	-1743.75	417
243	SEG111	-1781.25	417
244	SEG112	-1818.75	417
245	SEG113	-1856.25	417
246	SEG114	-1893.75	417
247	SEG115	-1931.25	417
248	SEG116	-1968.75	417
249	SEG117	-2006.25	417
250	SEG118	-2043.75	417
251	SEG119	-2081.25	417
252	SEG120	-2118.75	417
253	SEG121	-2156.25	417
254	SEG122	-2193.75	417
255	SEG123	-2231.25	417
256	SEG124	-2268.75	417
257	SEG125	-2306.25	417
258	SEG126	-2343.75	417
259	SEG127	-2381.25	417
260	VCC	-2418.75	417
261	VCC	-2510.32	431.5
262	VCC	-2589.32	431.5
263	VCC	-2668.32	431.5
264	VCOMH	-2794.52	431.5
265	VSS	-2770.02	337.5
266	COM32	-2770.02	310.5
267	COM33	-2770.02	283.5
268	COM34	-2770.02	256.5
269	COM35	-2770.02	229.5
270	COM36	-2770.02	202.5
271	COM37	-2770.02	175.5
272	COM38	-2770.02	148.5
273	COM39	-2770.02	121.5
274	COM40	-2770.02	94.5
275	COM41	-2770.02	67.5
276	COM42	-2770.02	40.5
277	COM43	-2770.02	13.5
278	COM44	-2770.02	-13.5
279	COM45	-2770.02	-40.5
280	COM46	-2770.02	-67.5
281	COM47	-2770.02	-94.5
282	COM48	-2770.02	-121.5
283	COM49	-2770.02	-148.5
284	COM50	-2770.02	-175.5
285	COM51	-2770.02	-202.5
286	COM52	-2770.02	-229.5
287	COM53	-2770.02	-256.5
288	COM54	-2770.02	-283.5
289	COM55	-2770.02	-310.5
290	VCOMH	-2770.02	-337.5

 Solomon Systech
 Nov 2009
 P 10/57
 Rev 0.10
 SPD0301

6 PIN DESCRIPTION

Key:

I = Input	NC = Not Connected
O =Output	Pull LOW= connect to Ground
I/O = Bi-directional (input/output)	Pull HIGH= connect to V _{DD}
P = Power nin	

Table 6-1: SPD0301 Pin Description


Pin Name	Pin Type	Description							
V_{DD}	P	Power supply pin for core logic operation.							
V_{CC}	Р	Power supply for panel driving voltage. This is also the most positive power voltage supply pin.							
V_{SS}	P	Ground pin. It must	be connected	to external ground.					
V_{LSS}	P	Analog system groun	nd pin. It mus	t be connected to external ground.					
$V_{\rm COMH}$	P		COM signal deselected voltage level. A capacitor should be connected between this pin and V _{SS} .						
GPIO	I/O	Detail refer to Comm	nand DCh in T	able 8-1.					
BS[2:0]	I	MCU bus interface so following table. BS2	2, BS1 and BS	Select appropriate logic setting as described in the 0 are pin select. 2: Bus Interface selection					
			BS[2:0] 000	Interface 4 line SPI					
			000	3 line SPI					
			010	I ² C					
			110	8-bit 8080 parallel					
			100	8-bit 6800 parallel					
		Note $^{(1)}$ 0 is connected to V_{SS} $^{(2)}$ 1 is connected to V_{DD}							
I_{REF}	I		nally.	ween this pin and $V_{\rm SS}$ to maintain the current re 7-15 for the details of resistor value					
CL	I	This is external clock	k input pin.						
		When internal clock is enabled (i.e. HIGH in CLS pin), this pin is not used and should be connected to V_{SS} . When internal clock is disabled (i.e. LOW in CLS pthis pin is the external clock source input pin.							
CLS	I	This is internal clock	enable pin.						
		When it is pulled HIGH (i.e. connect to V_{DD}), internal clock is enabled. When it pulled LOW, the internal clock is disabled; an external clock source must connected to the CL pin for normal operation.							

 SPD0301
 Rev 0.10
 P 11/57
 Nov 2009
 Solomon Systech

Pin Name	Pin Type	Description
CS#	I	This pin is the chip select input connecting to the MCU.
		The chip is enabled for MCU communication only when CS# is pulled LOW (active LOW).
RES#	I	This pin is reset signal input.
		When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation.
D/C#	I	This pin is Data/Command control pin connecting to the MCU.
		When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data. When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register. In I ² C mode, this pin acts as SA0 for slave address selection.
		When 3-wire serial interface is selected, this pin must be connected to V_{SS} .
		For detail relationship to MCU interface signals, refer to Timing Characteristics Diagrams Figure 12-1 to Figure 12-5
R/W# (WR#)	I	This pin is read / write control input pin connecting to the MCU interface.
		When 6800 interface mode is selected, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH and write mode when LOW.
		When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected.
		When serial or I^2C interface is selected, this pin must be connected to V_{SS} .
E (RD#)	I	This pin is MCU interface input.
		When 6800 interface mode is selected, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH and the chip is selected.
		When 8080 interface mode is selected, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected.
		When serial or I^2C interface is selected, this pin must be connected to V_{SS} .
D[7:0]	I/O	These pins are bi-directional data bus connecting to the MCU data bus.
		Unused pins are recommended to tie LOW.
		When serial interface mode is selected, D0 will be the serial clock input: SCLK; D1 will be the serial data input: SDIN and D2 should be kept NC. When I ² C mode is selected, D2, D1 should be tied together and serve as SDA _{out} ,
		SDA _{in} in application and D0 is the serial clock input, SCL.
LS	I	This is a layout selection pin.
		When this pin is pulled LOW, 128 column address mapping is chosen.
		When this pin is pulled HIGH, pseudo 132 column address mapping is chosen. Note that the pseudo 132 column address mapping is only appropriate for symmetrical layout design.

 Solomon Systech
 Nov 2009
 P 12/57
 Rev 0.10
 SPD0301

Pin Name	Pin Type	Description
SEG0 ~	О	These pins provide the OLED segment driving signals. These pins are V _{SS} state when
SEG127		display is OFF.
COM0 ~	О	These pins provide the Common switch signals to the OLED panel. These pins are in
COM63		high impedance state when display is OFF.
TR[6:0]	-	Reserved pin and is recommended to keep it float.
NC	-	This is dummy pin. Do not group or short NC pins together.



SPD0301 | Rev 0.10 | P 13/57 | Nov 2009 | **Solomon Systech**

7 FUNCTIONAL BLOCK DESCRIPTIONS

7.1 MCU Interface selection

SPD0301 MCU interface consist of 8 data pins and 5 control pins. The pin assignment at different interface mode is summarized in Table 7-1. Different MCU mode can be set by hardware selection on BS[2:0] pins (please refer to Table 6-2 for BS[2:0] setting).

Table 7-1: MCU interface assignment under different bus interface mode

Pin Name	Data/C	nta/Command Interface								Control Signal				
Bus														
Interface	D7	D6	D5	D4	D3	D2	D1	D 0	E	R/W#	CS#	D/C#	RES#	
8-bit 8080				D	[7:0]				RD#	WR#	CS#	D/C#	RES#	
8-bit 6800				D	[7:0]				Е	R/W#	CS#	D/C#	RES#	
3-wire SPI	Tie LO	W				NC	SDIN	SCLK	Tie L	OW	CS#	Tie LOW	RES#	
4-wire SPI	Tie LO	W				NC	SDIN	SCLK	Tie LOW CS#		D/C#	RES#		
I^2C	Tie LO	W				SDA_{OUT}	SDA_{IN}	SCL	Tie LOW			SA0	RES#	

7.1.1 MCU Parallel 6800-series Interface

The parallel interface consists of 8 bi-directional data pins (D[7:0]), R/W#, D/C#, E and CS#.

A LOW in R/W# indicates WRITE operation and HIGH in R/W# indicates READ operation. A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write. The E input serves as data latch signal while CS# is LOW. Data is latched at the falling edge of E signal.

Table 7-2: Control pins of 6800 interface

Function	E	R/W#	CS#	D/C#
Write command	\downarrow	L	L	L
Read status	\downarrow	Н	L	L
Write data	\downarrow	L	L	Н
Read data	1	H	L	Н

Note


(1) ↓ stands for falling edge of signal H stands for HIGH in signal

L stands for LOW in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 7-1.

Solomon Systech | Nov 2009 | P 14/57 | Rev 0.10 | SPD0301

Figure 7-1: Data read back procedure - insertion of dummy read



7.1.2 MCU Parallel 8080-series Interface

The parallel interface consists of 8 bi-directional data pins (D[7:0]), RD#, WR#, D/C# and CS#.

A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write. A rising edge of RD# input serves as a data READ latch signal while CS# is kept LOW. A rising edge of WR# input serves as a data/command WRITE latch signal while CS# is kept LOW.

Figure 7-2: Example of Write procedure in 8080 parallel interface mode





Figure 7-3: Example of Read procedure in 8080 parallel interface mode



 SPD0301
 Rev 0.10
 P 15/57
 Nov 2009

 Solomon Systech

Table 7-3: Control pins of 8080 interface


Function	RD#	WR#	CS#	D/C#
Write command	Н	↑	L	L
Read status	↑	Н	L	L
Write data	Н	↑	L	Н
Read data	↑	Н	L	Н

Note

- $^{(1)}$ \uparrow stands for rising edge of signal
- (2) H stands for HIGH in signal
- (3) L stands for LOW in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 7-4.

Figure 7-4: Display data read back procedure - insertion of dummy read



7.1.3 MCU Serial Interface (4-wire SPI)

The 4-wire serial interface consists of serial clock: SCLK, serial data: SDIN, D/C#, CS#. In 4-wire SPI mode, D0 acts as SCLK, D1 acts as SDIN. For the unused data pins, D2 should be left open. The pins from D3 to D7, E and R/W# (WR#)# can be connected to an external ground.

Table 7-4: Control pins of 4-wire Serial interface

Function	E	R/W#	CS#	D/C#	D 0
Write command	Tie LOW	Tie LOW	L	L	↑
Write data	Tie LOW	Tie LOW	L	Н	1

Note


- (1) H stands for HIGH in signal
- (2) L stands for LOW in signal
- (3) ↑ stands for rising edge of signal

SDIN is shifted into an 8-bit shift register on every rising edge of SCLK in the order of D7, D6, ... D0. D/C# is sampled on every eighth clock and the data byte in the shift register is written to the Graphic Display Data RAM (GDDRAM) or command register in the same clock.

Under serial mode, only write operations are allowed.

Solomon Systech Nov 2009 | P 16/57 | Rev 0.10 | **SPD0301**

Figure 7-5: Write procedure in 4-wire Serial interface mode



7.1.4 MCU Serial Interface (3-wire SPI)

The 3-wire serial interface consists of serial clock SCLK, serial data SDIN and CS#. In 3-wire SPI mode, D0 acts as SCLK, D1 acts as SDIN. For the unused data pins, D2 should be left open. The pins from D3 to D7, R/W# (WR#)#, E and D/C# can be connected to an external ground.


The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0).

Under serial mode, only write operations are allowed.

Table 7-5: Control pins of 3-wire Serial interface

Function	E(RD#)	R/W#(WR#)	CS#	D/C#	D0	Note
Write command	Tie LOW	Tie LOW	L	Tie LOW	1	(1) L stands for LOW in signal
Write data	Tie LOW	Tie LOW	L	Tie LOW	1	(2) ↑ stands for rising edge of signa

Figure 7-6: Write procedure in 3-wire Serial interface mode



 SPD0301
 Rev 0.10
 P 17/57
 Nov 2009
 Solomon Systech

7.1.5 MCU I²C Interface

The I^2C communication interface consists of slave address bit SA0, I^2C -bus data signal SDA (SDA_{OUT}/D₂ for output and SDA_{IN}/D₁ for input) and I^2C -bus clock signal SCL (D₀). Both the data and clock signals must be connected to pull-up resistors. RES# is used for the initialization of device.

a) Slave address bit (SA0)

SPD0301 has to recognize the slave address before transmitting or receiving any information by the I²C-bus. The device will respond to the slave address following by the slave address bit ("SA0" bit) and the read/write select bit ("R/W#" bit) with the following byte format,

b₇ b₆ b₅ b₄ b₃ b₂ b₁ b₀ 0 1 1 1 1 0 SA0 R/W#

"SA0" bit provides an extension bit for the slave address. Either "0111100" or "0111101", can be selected as the slave address of SPD0301. D/C# pin acts as SA0 for slave address selection. "R/W#" bit is used to determine the operation mode of the I²C-bus interface. R/W#=1, it is in read mode. R/W#=0, it is in write mode.

b) I²C-bus data signal (SDA)

SDA acts as a communication channel between the transmitter and the receiver. The data and the acknowledgement are sent through the SDA.

It should be noticed that the ITO track resistance and the pulled-up resistance at "SDA" pin becomes a voltage potential divider. As a result, the acknowledgement would not be possible to attain a valid logic 0 level in "SDA".

"SDA_{IN}" and "SDA_{OUT}" are tied together and serve as SDA. The "SDA_{IN}" pin must be connected to act as SDA. The "SDA_{OUT}" pin may be disconnected. When "SDA_{OUT}" pin is disconnected, the acknowledgement signal will be ignored in the I^2 C-bus.

c) I²C-bus clock signal (SCL)

The transmission of information in the I²C-bus is following a clock signal, SCL. Each transmission of data bit is taken place during a single clock period of SCL.


iTdisp

Solomon Systech | Nov 2009 | P 18/57 | Rev 0.10 | SPD0301

7.1.5.1 I^2 C-bus Write data

The I^2C -bus interface gives access to write data and command into the device. Please refer to Figure 7-7 for the write mode of I^2C -bus in chronological order.

Figure 7-7: I²C-bus data format



7.1.5.2 Write mode for I^2C

- 1) The master device initiates the data communication by a start condition. The definition of the start condition is shown in Figure 7-8. The start condition is established by pulling the SDA from HIGH to LOW while the SCL stays HIGH.
- 2) The slave address is following the start condition for recognition use. For the SPD0301, the slave address is either "b0111100" or "b0111101" by changing the SA0 to LOW or HIGH (D/C pin acts as SA0).
- 3) The write mode is established by setting the R/W# bit to logic "0".
- 4) An acknowledgement signal will be generated after receiving one byte of data, including the slave address and the R/W# bit. Please refer to the Figure 7-9 for the graphical representation of the acknowledge signal. The acknowledge bit is defined as the SDA line is pulled down during the HIGH period of the acknowledgement related clock pulse.
- 5) After the transmission of the slave address, either the control byte or the data byte may be sent across the SDA. A control byte mainly consists of Co and D/C# bits following by six "0" 's.
 - a. If the Co bit is set as logic "0", the transmission of the following information will contain data bytes only.
 - b. The D/C# bit determines the next data byte is acted as a command or a data. If the D/C# bit is set to logic "0", it defines the following data byte as a command. If the D/C# bit is set to logic "1", it defines the following data byte as a data which will be stored at the GDDRAM. The GDDRAM column address pointer will be increased by one automatically after each data write.
- 6) Acknowledge bit will be generated after receiving each control byte or data byte.
- 7) The write mode will be finished when a stop condition is applied. The stop condition is also defined in Figure 7-8. The stop condition is established by pulling the "SDA in" from LOW to HIGH while the "SCL" stays HIGH.

SPD0301 | Rev 0.10 | P 19/57 | Nov 2009 | **Solomon Systech**

 t_{SSTOP}

Figure 7-8: Definition of the Start and Stop Condition





Figure 7-9: Definition of the acknowledgement condition



Please be noted that the transmission of the data bit has some limitations.

- 1. The data bit, which is transmitted during each SCL pulse, must keep at a stable state within the "HIGH" period of the clock pulse. Please refer to the Figure 7-10 for graphical representations. Except in start or stop conditions, the data line can be switched only when the SCL is LOW.
- 2. Both the data line (SDA) and the clock line (SCL) should be pulled up by external resistors.




Figure 7-10: Definition of the data transfer condition

SPD0301 Solomon Systech Nov 2009 | P 20/57 | Rev 0.10


7.2 Command Decoder

This module determines whether the input data is interpreted as data or command. Data is interpreted based upon the input of the D/C# pin.

If D/C# pin is HIGH, D[7:0] is interpreted as display data written to Graphic Display Data RAM (GDDRAM). If it is LOW, the input at D[7:0] is interpreted as a command. Then data input will be decoded and written to the corresponding command register.

7.3 Oscillator Circuit and Display Time Generator

Figure 7-11: Oscillator Circuit and Display Time Generator



This module is an on-chip LOW power RC oscillator circuitry. The operation clock (CLK) can be generated either from internal oscillator or external source CL pin. This selection is done by CLS pin. If CLS pin is pulled HIGH, internal oscillator is chosen and CL should be connected to V_{SS} . Pulling CLS pin LOW disables internal oscillator and external clock must be connected to CL pins for proper operation. When the internal oscillator is selected, its output frequency Fosc can be changed by command D5h A[7:4].

The display clock (DCLK) for the Display Timing Generator is derived from CLK. The division factor "D" can be programmed from 1 to 16 by command D5h

$$DCLK = F_{OSC} / D$$

The frame frequency of display is determined by the following formula.

$$F_{FRM} = \frac{F_{osc}}{D \times K \times No. \text{ of Mux}}$$

where

- D stands for clock divide ratio. It is set by command D5h A[3:0]. The divide ratio has the range from 1 to 16.
- K is the number of display clocks per row. The value is derived by

 $K = Phase 1 period + Phase 2 period + K_0$

= 2 + 2 + 65 = 69 at power on reset (that is K_0 is a constant that equals to 65)

(Please refer to Section 7.5 "Segment Drivers / Common Drivers" for the details of the "Phase")

- Number of multiplex ratio is set by command A8h. The power on reset value is 63 (i.e. 64MUX).
- F_{OSC} is the oscillator frequency. It can be changed by command D5h A[7:4]. The higher the register setting results in higher frequency.

SPD0301 | Rev 0.10 | P 21/57 | Nov 2009 | **Solomon Systech**

7.4 Reset Circuit

When RES# input is LOW, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 128 x 64 Display Mode
- 3. Normal segment and display data column address and row address mapping (SEG0 mapped to address 00h and COM0 mapped to address 00h)
- 4. Shift register data clear in serial interface
- 5. Display start line is set at display RAM address 0
- 6. Column address counter is set at 0
- 7. Normal scan direction of the COM outputs
- 8. Contrast control register is set at 7Fh
- 9. Normal display mode (Equivalent to A4h command)


7.5 Segment Drivers / Common Drivers

Segment drivers deliver 128 current sources to drive the OLED panel. The driving current can be adjusted from 0 to 320uA with 256 steps. Common drivers generate voltage-scanning pulses.

The segment driving waveform is divided into three phases:

- 1. In phase 1, the OLED pixel charges of previous image are discharged in order to prepare for next image content display.
- 2. In phase 2, the OLED pixel is driven to the targeted voltage. The pixel is driven to attain the corresponding voltage level from V_{SS} . The period of phase 2 can be programmed in length from 1 to 15 DCLKs. If the capacitance value of the pixel of OLED panel is larger, a longer period is required to charge up the capacitor to reach the desired voltage.
- 3. In phase 3, the OLED driver switches to use current source to drive the OLED pixels and this is the current drive stage.

Figure 7-12: Segment Output Waveform in three phases



After finishing phase 3, the driver IC will go back to phase 1 to display the next row image data. This three-step cycle is run continuously to refresh image display on OLED panel.

In phase 3, if the length of current drive pulse width is set to 65, after finishing 65 DCLKs in current drive phase, the driver IC will go back to phase 1 for next row display.

Solomon Systech | Nov 2009 | P 22/57 | Rev 0.10 | SPD0301

7.6 Graphic Display Data RAM (GDDRAM)


The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 128 x 64 bits and the RAM is divided into eight pages, from PAGE0 to PAGE7, which are used for monochrome 128x64 dot matrix display, as shown in Figure 7-13.

Figure 7-13 : GDDRAM pages structure of SPD0301

		Row re-mapping
PAGE0 (COM0-COM7)	Page 0	PAGE0 (COM 63-COM56)
PAGE1 (COM8-COM15)	Page 1	PAGE1 (COM 55-COM48)
PAGE2 (COM16-COM23)	Page 2	PAGE2 (COM47-COM40)
PAGE3 (COM24-COM31)	Page 3	PAGE3 (COM39-COM32)
PAGE4 (COM32-COM39)	Page 4	PAGE4 (COM31-COM24)
PAGE5 (COM40-COM47)	Page 5	PAGE5 (COM23-COM16)
PAGE6 (COM48–COM55)	Page 6	PAGE6 (COM15-COM8)
PAGE7 (COM56-COM63)	Page 7	PAGE7 (COM 7-COM0)
	SEG0SEG127	
Column re-mapping	SEG127SEG0	

When one data byte is written into GDDRAM, all the rows image data of the same page of the current column are filled (i.e. the whole column (8 bits) pointed by the column address pointer is filled.). Data bit D0 is written into the top row, while data bit D7 is written into bottom row as shown in Figure 7-14.

Figure 7-14: Enlargement of GDDRAM (No row re-mapping and column-remapping)



For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software as shown in Figure 7-13.

For vertical shifting of the display, an internal register storing the display start line can be set to control the portion of the RAM data to be mapped to the display (command D3h).

 SPD0301
 Rev 0.10
 P 23/57
 Nov 2009
 Solomon Systech

7.7 SEG/COM Driving block

This block is used to derive the incoming power sources into the different levels of internal use voltage and current.


- V_{CC} is the most positive voltage supply.
- V_{COMH} is the Common deselected level. It is internally regulated.
- V_{LSS} is the ground path of the analog and panel current.
- I_{REF} is a reference current source for segment current drivers I_{SEG}. The relationship between reference current and segment current of a color is:

$$I_{SEG} = (Contrast+1) / 8 \times I_{REF}$$

in which the contrast (0~255) is set by Set Contrast command 81h

The magnitude of I_{REF} is controlled by the value of resistor, which is connected between I_{REF} pin and Vss as shown in Figure 7-15. It is recommended to set I_{REF} to $10 \pm 2uA$ so as to achieve $I_{SEG} = 320uA$ at maximum contrast 255.

Figure 7-15: I_{REF} Current Setting by Resistor Value



Since the voltage at I_{REF} pin is $V_{CC} - 3V$, the value of resistor R1 can be found as below:

For
$$I_{REF} = 10uA$$
, $V_{CC} = 12V$:
 $R1 = (Voltage at I_{REF} - V_{SS}) / I_{REF}$

 $\approx (12 - 3) / 10 \text{uA}$ $= 900 \text{k}\Omega$

Solomon Systech | Nov 2009 | P 24/57 | Rev 0.10 | SPD0301

7.8 Power ON and OFF sequence

The following figures illustrate the recommended power ON and power OFF sequence of SPD0301

Power ON sequence:

- 1. Power ON V_{DD}
- 2. After V_{DD} become stable, set RES# pin LOW (logic low) for at least 3us $(t_1)^{(3)}$ and then HIGH (logic
- 3. After set RES# pin LOW (logic low), wait for at least 3us (t_2). Then Power ON V_{CC} ⁽¹⁾
- 4. After V_{CC} become stable, send command AFh for display ON. SEG/COM will be ON after 100ms $(t_{AF}).$




Figure 7-16: The Power ON sequence

Power OFF sequence:

- Send command AEh for display OFF.
 Power OFF V_{CC}. (1), (2)
- 3. Power OFF V_{DD} after t_{OFF} . (4) (typical t_{OFF} =100ms)




Figure 7-17: The Power OFF sequence

(1) V_{CC} should be kept float (i.e. disable) when it is OFF.

Rev 0.10 P 25/57 SPD0301 Nov 2009 Solomon Systech

⁽²⁾ Power Pins (V_{DD} , V_{CC}) can never be pulled to ground under any circumstance.

 $^{^{(3)}}$ The register values are reset after t_1 .

⁽⁴⁾ V_{DD} should not be Power OFF before V_{CC} Power OFF.

8 Command Table

Table 8-1: Command Table

(D/C#=0, R/W#(WR#) = 0, E(RD#=1) unless specific setting is stated)

Func	lamental	Com	mano	d Tab	ole						
						D3	D2	D1	D 0	Command	Description
0	00~0F	0	0	0	0	X ₃	X ₂	X ₁	X_0	Set Lower Column Start Address for Page Addressing Mode	Set the lower nibble of the column start address register for Page Addressing Mode using X[3:0] as data bits. The initial display line register is reset to 0000b after RESET. Note
											(1) This command is only for page addressing mode
0	10~1F	0	0	0	1	X ₃	X_2	X_1	X_0	Set Higher Column Start Address for Page Addressing Mode	Set the higher nibble of the column start address register for Page Addressing Mode using X[3:0] as data bits. The initial display line register is reset to 0000b after RESET. Note
											(1) This command is only for page addressing mode
0 0	20 A[1:0]	0 *	0 *	1 *	0 *	0 *	0 *	$\begin{bmatrix} 0 \\ A_1 \end{bmatrix}$	A_0	Set Memory Addressing Mode	A[1:0] = 00b, Horizontal Addressing Mode A[1:0] = 01b, Vertical Addressing Mode A[1:0] = 10b, Page Addressing Mode (RESET) A[1:0] = 11b, Invalid
0 0 0	21 A[7:0] B[7:0]	0 A ₇ B ₇	0 A ₆ B ₆	1 A ₅ B ₅	0 A ₄ B ₄	0 A ₃ B ₃	$egin{array}{c} 0 \ A_2 \ B_2 \end{array}$	$\begin{matrix} 0 \\ A_1 \\ B_1 \end{matrix}$	$\begin{array}{c} 1 \\ A_0 \\ B_0 \end{array}$	Set Column Address	Setup column start and end address A[7:0] : Column start address, range : 0-127d, (RESET=0d)
								9		10	B[7:0]: Column end address, range: 0-127d, (RESET =127d) Note (1) This command is only for horizontal or vertical addressing mode. (2) When LS is pulled HIGH, the column address ranges from 0-131d
0 0 0	22 A[3:0] B[3:0]	0 *	0 *	1 *	0 *	0 A ₃ B ₃	0 A ₂ B ₂	$\begin{matrix} 1 \\ A_1 \\ B_1 \end{matrix}$	$egin{pmatrix} 0 \ A_0 \ B_0 \end{bmatrix}$	Set Page Address	Setup page start and end address A[2:0]: Page start Address, range: 0-7d, (RESET = 0d)
											B[2:0]: Page end Address, range: 0-7d, (RESET = 7d) Note (1) This command is only for horizontal or vertical addressing mode.
0	40~7F	0	1	X ₅	X ₄	X ₃	X ₂	X ₁	X ₀	Set Display Start Line	Set display RAM display start line register from 0-63 using $X_5X_3X_2X_1X_0$. Display start line register is reset to 000000b during RESET.

 Solomon Systech
 Nov 2009
 P 26/57
 Rev 0.10
 SPD0301

Fund	lamental	Com	mano	d Tal	ole						
D/C #						D3	D2	D 1	D0	Command	Description
	81 A[7:0]	1 A ₇	0 A ₆	0 A ₅	0 A ₄	0 A ₃	0 A ₂	0 A ₁	1 A ₀	Set Contrast Control	Double byte command to select 1 out of 256 contrast steps. Contrast increases as the value increases. (RESET = 7Fh)
0	A0/A1	1	0	1	0	0	0	0	X ₀	Set Segment Re- map	A0h, X[0]=0b: column address 0 is mapped to SEG0 (RESET) A1h, X[0]=1b: column address 127 is mapped to SEG0 Note (1) When LS is pulled HIGH, the column address 2 and 129 are mapped to SEG0 if X[0] is set to 0b and 1b, respectively
0	A4/A5	1	0	1	0	0	1	0	X_0	Entire Display ON	A4h, X ₀ =0b: Resume to RAM content display (RESET) Output follows RAM content A5h, X ₀ =1b: Entire display ON Output ignores RAM content
0	A6/A7	1	0	1	0	0	1	1		Set Normal/Inverse Display	A6h, X[0]=0b: Normal display (RESET) 0 in RAM: OFF in display panel 1 in RAM: ON in display panel A7h, X[0]=1b: Inverse display 0 in RAM: ON in display panel 1 in RAM: OFF in display panel
	A8 A[5:0]	1 *	0 *	1 A ₅	0 A ₄	1 A ₃	0 A ₂	0 A ₁		Set Multiplex Ratio	Set MUX ratio to N+1 MUX N=A[5:0]: from 16MUX to 64MUX, RESET= 111111b (i.e. 63d, 64MUX) A[5:0] from 0 to 14 are invalid entry.
0	AE/AF	1	0	1	0	1	1	1	X_0	Set Display ON/OFF	AEh, X[0]=0b:Display OFF (sleep mode) (RESET) AFh X[0]=1b:Display ON in normal mode
0	B0~B7	1	0	1	1	0	X ₂	X ₁	X ₀	Set Page Start Address for Page Addressing Mode	Set GDDRAM Page Start Address (PAGE0~PAGE7) for Page Addressing Mode using X[2:0]. Note (1) This command is only for page addressing mode
	C0/C8	1	1	0	0	X ₃	0	0	0	Set COM Output Scan Direction	C0h, X[3]=0b: normal mode (RESET) Scan from COM0 to COM[N -1] C8h, X[3]=1b: remapped mode. Scan from COM[N-1] to COM0 Where N is the Multiplex ratio.
	D3 A[5:0]	1 *	1 *	0 A ₅	1 A ₄	0 A ₃	0 A ₂	1 A ₁	1 A ₀	Set Display Offset	Set vertical shift by COM from 0d~63d The value is reset to 00h after RESET.

 SPD0301
 Rev 0.10
 P 27/57
 Nov 2009
 Solomon Systech

Fund	lamental	Com	mano	l Tal	ole						
D/C #		D7	D6	D 5	D4	D3	D2	D1	D 0	Command	Description
	D5 A[7:0]	1 A ₇	1 A ₆	0 A ₅	1 A ₄	0 A ₃	1 A ₂	0 A ₁	1 A ₀	Set Display Clock Divide Ratio/Oscillator Frequency	A[3:0]: Define the divide ratio (D) of the display clocks (DCLK): Divide ratio = A[3:0] + 1, RESET is 0000b (divide ratio = 1) A[7:4]: Set the Oscillator Frequency, F _{OSC} .
											Oscillator Frequency increases with the value of A[7:4] and vice versa. RESET is 1000b Range:0000b~1111b
											Frequency increases as setting value increases.
	D9 A[7:0]	1 A ₇	1 A ₆	0 A ₅	1 A ₄	1 A ₃	0 A ₂	0 A ₁	1 A ₀	Set Pre-charge Period	A[3:0]: Phase 1 period of up to 15 DCLK Clock 0 is invalid entry (RESET=2h)
											A[7:4]: Phase 2 period of up to 15 DCLK Clock 0 is invalid entry (RESET=2h)
	DA A[5:4]	1 0	1 0	0 A ₅	1 A ₄	1 0	0	1	0	Set COM Pins Hardware Configuration	A[4]=0b, Sequential COM pin configuration A[4]=1b (RESET), Alternative COM pin configuration
										1301	A[5]=0b (RESET), Disable COM Left/Right remap A[5]=1b, Enable COM Left/Right remap
	DB A[5:2]	1 0	1 0	0 A ₅	1 A ₄	1 A ₃	0 A ₂	1 0	1 0	Set V _{COMH} Deselect Level	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
0	DC	1	1	0	1	1	1	0	0	Set GPIO	A[1:0] GPIO: 00 pin HiZ, Input disabled
	A[1:0]	0	0	0	0	0	0	\mathbf{A}_1	\mathbf{A}_0	eolay	01 pin HiZ, Input enabled 10 pin output LOW [RESET] 11 pin output HIGH
0	E3	1	1	1	0	0	0	1	1	NOP	Command for no operation
0	FD	1	1	1	1	1	1	0	1	Set Command	A[2]: MCU protection status.
0	A[2]	0	0	0	1	0	A ₂	1	0	Lock	A[2] = 0b, Unlock OLED driver IC MCU interface from entering command (RESET) A[2] = 1b, Lock OLED driver IC MCU interface from entering command
											Note (1) The locked OLED driver IC MCU interface prohibits all commands and memory access except the FDh command

 Solomon Systech
 Nov 2009
 P 28/57
 Rev 0.10
 SPD0301

Scroll	ing Co	nmai	nd Ta	ble							
D /C#	Hex	D7	D6	D5	D4	D3	D2	D1	D 0	Command	Description
0	26/27	0	0	1	0	0	1	1		Continuous	26h, X[0]=0, Right Horizontal Scroll
0	A[7:0]	0	0	0	0	0	0	0	0	Horizontal	27h, X[0]=1, Left Horizontal Scroll
	B[2:0]	*	*	*	*	*	B_2	B_1	B_{0}	Scroll Setup	
	C[2:0]	*	*	*	*	*	C_2	C_1	C_0		
	D[2:0]	*	*	*	*	*	D_2	D_1	D_0		A[7:0]: Dummy byte (Set as 00h)
	E[7:0]	0	0	0	0	0	0	0	0		Horizontal scroll by 1 column
	F[7:0]	F_7	F_6	F_5	F_4	F_3	F_2	F_1	F_0		
	G[7:0]	G_7	G_6	G_5	G_4	G_3	G_2	G_1	G_0		D[0 0] D C 11
	. ,	,					_				B[2:0]: Define start page address
											000b – PAGE0 011b – PAGE3 110b – PAGE6
											001b - PAGE1 100b - PAGE4 111b - PAGE7
											010b – PAGE2 101b – PAGE5
											C[2:0] : Set time interval between each scroll step in
											terms of frame frequency
											000b – 5 frames 100b – 2 frames
											001b – 64 frames 101b – 3 frames
											010b – 128 frames 110b – 4 frames
											011b - 256 frames 111b - 1 frames
											0110 - 230 frames 1110 - 1 frames
											D[2:0] : Define end page address
										A	000b - PAGE0 011b - PAGE3 110b - PAGE6
											001b – PAGE1 100b – PAGE4 111b – PAGE7
											010b – PAGE2 101b – PAGE5
										AG	
											480
										4	E[7:0]: Dummy byte (Set as 00h)
										80	
											F[7:0] : Define the start column (RESET = 00h)
											[[7.0]. Define the start column (RESET - 0011)
											G[7:0] : Define the end column address (RESET =
											7Fh)
											Notes:
											(1) When LS pin is pulled HIGH, only four bytes are
											needed to be input (A[7:0] to D[2:0])
											(2) When LS pin is pulled LOW, all seven bytes are
											needed to be input (A[7:0] to G[7:0])
											(3) TPI 1 CTD (2.2)
											(3) The value of D[2:0] must be larger than or equal
											to B[2:0]
											(4) The value of G[7:0] must be larger than or equal
											to F[7:0]
											[,.v]
			l			1	1	l .	<u> </u>	1	

 SPD0301
 Rev 0.10
 P 29/57
 Nov 2009
 Solomon Systech

Scrol	ling Cor	nmai	nd Ta	ble							
	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	29/2A	0	0	1	0	1	0	X_1	X_0	Continuous	29h, X ₁ X ₀ =01b : Vertical and Right Horizontal
0	A[0]	*	*	*	*	*	*	*	A_0	Vertical and	Scroll
0	B[2:0]	*	*	*	*	*	B_2	B_1	U	Horizontal	2Ah, $X_1X_0=10b$: Vertical and Left Horizontal
0	C[2:0]	*	*	*	*	*	C_2	C_1	C_0	Scroll Setup	Scroll
0	D[2:0]	*	*	*	*	*	D_2	D_1	D_0		A FOLL Cod months on a Construction of the Const
0	E[5:0]	*	*	E_5	E_4	E_3	E_2	E_1	E_0		A[0] : Set number of column scroll offset 0b No horizontal scroll
0	F[7:0]	\mathbf{F}_7	F_6	\mathbf{F}_{5}	F_4	F_3	F_2	\mathbf{F}_1	F_0		1b Horizontal scroll by 1 column
0	G[7:0]	G_7	G_6	G_5	G_4	G_3	G_2	G_1	G_0		10 Horizontal scioli by 1 column
											B[2:0] : Define start page address
											000b – PAGE0 011b – PAGE3 110b – PAGE6
											001b – PAGE1 100b – PAGE4 111b – PAGE7
											010b – PAGE2 101b – PAGE5
											C[2:0] : Set time interval between each scroll step in
											terms of frame frequency
											000b - 5 frames $100b - 2$ frames
											001b – 64 frames 101b – 3 frames
											010b – 128 frames 110b – 4 frames
											011b – 256 frames 111b – 1 frames
											D[2:0]: Define end page address
											000b – PAGE0 011b – PAGE3 110b – PAGE6
											001b – PAGE1 100b – PAGE4 111b – PAGE7
											010b – PAGE2 101b – PAGE5
											E[5:0] : Vertical scrolling offset
											e.g. E[5:0]= 01h refer to offset =1 row
											E[5:0] = 3Fh refer to offset = 63 rows
										40	F[7:0] : Define the start column (RESET = 00h)
											G[7:0] : Define the end column address (RESET =
											7Fh)
											CO
											Note (1) When LS pin is pulled HIGH, only five bytes are
											needed to be input (A[0] to E[5:0])
									K.	58	
								26			(2) When LS pin is pulled LOW, all seven bytes are
											needed to be input (A[0] to G[7:0])
											(3) The value of D[2:0] must be larger than or equal
											(3) The value of D[2:0] must be larger than or equal to B[2:0]
											10 D[2.0]
											(4) The value of G[7:0] must be larger than or equal
											to F[7:0]
0	2E	0	0	1	0	1	1	1	0	Deactivate	Stop scrolling that is configured by command
										scroll	26h/27h/29h/2Ah.
											Note
											(1) After sending 2Eh command to deactivate the scrolling
											action, the ram data needs to be rewritten.

 Solomon Systech
 Nov 2009
 P 30/57
 Rev 0.10
 SPD0301

	ling Co										
	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	2F	0	0	1	0	1	1	1	1	Activate scroll	Start scrolling that is configured by the scrolling setup commands :26h/27h/29h/2Ah with the following valid sequences:
											Valid command sequence 1: 26h; 2Fh. Valid command sequence 2: 27h; 2Fh. Valid command sequence 3: 29h; 2Fh. Valid command sequence 4: 2Ah; 2Fh.
											For example, if "26h; 2Ah; 2Fh." commands are issued, the setting in the last scrolling setup command, i.e. 2Ah in this case, will be executed. In other words, setting in the last scrolling setup command overwrites the setting in the previous scrolling setup commands.
0 0 0	A3 A[5:0] B[6:0]	1 * *	0 * B ₆	1 A ₅ B ₅	0 A ₄ B ₄	0 A ₃ B ₃	0 A ₂ B ₂	$\begin{matrix} 1 \\ A_1 \\ B_1 \end{matrix}$	1 A ₀ B ₀	Set Vertical Scroll Area	A[5:0]: Set No. of rows in top fixed area. The No. of rows in top fixed area is referenced to the top of the GDDRAM (i.e. row 0).[RESET = 0]
										6197 9197	B[6:0]: Set No. of rows in scroll area. This is the number of rows to be used for vertical scrolling. The scroll area starts in the first row below the top fixed area. [RESET = 64] Note (1) A[5:0]+B[6:0] <= MUX ratio (2) B[6:0] <= MUX ratio (3a) Vertical scrolling offset (E[5:0] in 29h/2Ah) < B[6:0] (3b) Set Display Start Line (X ₅ X ₄ X ₃ X ₂ X ₁ X ₀ of 40h~7Fh) < B[6:0] (4) The last row of the scroll area shifts to the first row of the scroll area. (5) For 64d MUX display A[5:0] = 0, B[6:0]=64: whole area scrolls A[5:0] = 0, B[6:0] < 64: central area scrolls A[5:0] + B[6:0] < 64: central area scrolls A[5:0] + B[6:0] = 64: bottom area scrolls (6) When vertical scrolling is enabled by command 29h / 2Ah, the vertical scroll area is defined by this command

 SPD0301
 Rev 0.10
 P 31/57
 Nov 2009
 Solomon Systech

Adva	nce Gr	aphic	Com	mano	d Tab	le					
	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	2C/2D	0	0	1	0	1	1	0		Content Scroll	2Ch, X[0]=0, Right Horizontal Scroll by one column
0	A[7:0]	0	0	0	0	0	0	0		Setup	
0	B[2:0]	*	*	*	*	*	B_2	B_1	B_0	1	2Dh, X[0]=1, Left Horizontal Scroll by one column
0	C[7:0]	0	0	0	0	0	0	0	1		
0	D[2:0]	*	*	*	*	*	D_2	D_1	D_0		A[7:0]: Dummy byte (Set as 00h)
0	E[7:0]	0	0	0	0	0	0	0	0		Horizontal scroll by 1 column
0	F[7:0]	F_7	F_6	F_5	F_4	F_3	F_2	\mathbf{F}_{1}	F_0		
0	G[7:0]	G_7	G_6	G_5	G_4	G_3	G_2	G_1	G_0		B[2:0] : Define start page address
						-					000b – PAGE0 011b – PAGE3 110b – PAGE6
											001b - PAGE1 100b - PAGE4 111b - PAGE7
											010b – PAGE2 101b – PAGE5
											C[7:0] : Dummy byte (Set as 01h)
											D[2:0] : Define end page address
											000b – PAGE0 011b – PAGE3 110b – PAGE6
											001b – PAGE1 100b – PAGE4 111b – PAGE7
											010b – PAGE2 101b – PAGE5
											E[7:0] : Dummy byte (Set as 00h)
											F[7:0] : Define the start column (RESET = 00h)
											G[7:0] : Define the end column address (RESET = 7Fh)
											(111)
											Note
										Allo.	(1) The value of D[2:0] must be larger than or equal to B[2:0]
								5		40	⁽²⁾ The value of G[7:0] must be larger than F[7:0]
											$^{(3)}$ A delay time of $2/FrameFreq$ must be set if sending
											the command of 2Ch / 2Dh consecutively.
										Splai	
										10	
1	Note									-10/100	
	(1) "*"	stand	s for '	'Don'	t care	,,			12	GY' 4	
,											
							-2		Y		

Nov 2009 P 32/57 Rev 0.10 SPD0301 **Solomon Systech**

Table 8-2: Read Command Table

Bit Pattern	Command	Description
$D_7D_6D_5D_4D_3D_2D_1D_0$	Status Register Read	D[7]: Reserved
		D[6]: "1" for display OFF / "0" for display ON
		D[5]: Reserved
		D[4] Reserved
		D[3] Reserved
		D[2] Reserved
		D[1] Reserved
		D[0] Reserved

Note

8.1 Data Read / Write

To read data from the GDDRAM, select HIGH for both the R/W# (WR#) pin and the D/C# pin for 6800-series parallel mode and select LOW for the E (RD#) pin and HIGH for the D/C# pin for 8080-series parallel mode. No data read is provided in serial mode operation.

In normal data read mode the GDDRAM column address pointer will be increased automatically by one after each data read.

Also, a dummy read is required before the first data read.

To write data to the GDDRAM, select LOW for the R/W# (WR#) pin and HIGH for the D/C# pin for both 6800-series parallel mode and 8080-series parallel mode. The serial interface mode is always in write mode. The GDDRAM column address pointer will be increased automatically by one after each data write.

Table 8-3: Address increment table (Automatic)

R/W# (WR#)	Comment	Address Increment
0	Write Command	No
1	Read Status	No
0	Write Data	Yes
1	Read Data	Yes
-170		
	0	0 Write Command 1 Read Status 0 Write Data

SPD0301 | Rev 0.10 | P 33/57 | Nov 2009 | **Solomon Systech**

⁽¹⁾ Patterns other than those given in the Command Table are prohibited to enter the chip as a command; as unexpected results can occur.

9 COMMAND DESCRIPTIONS

9.1 Fundamental Command

9.1.1 Set Lower Column Start Address for Page Addressing Mode (00h~0Fh)

This command specifies the lower nibble of the 8-bit column start address for the display data RAM under Page Addressing Mode. The column address will be incremented by each data access. Please refer to Section Table 8-1 and Section 9.1.3 for details.

9.1.2 Set Higher Column Start Address for Page Addressing Mode (10h~1Fh)

This command specifies the higher nibble of the 8-bit column start address for the display data RAM under Page Addressing Mode. The column address will be incremented by each data access. Please refer to Section Table 8-1 and Section 9.1.3 for details.

9.1.3 Set Memory Addressing Mode (20h)

There are 3 different memory addressing mode in SPD0301: page addressing mode, horizontal addressing mode and vertical addressing mode. This command sets the way of memory addressing into one of the above three modes. In there, "COL" means the graphic display data RAM column.

Page addressing mode (A[1:0]=10xb)

In page addressing mode, after the display RAM is read / written, the column address pointer is increased automatically by 1. If the column address pointer reaches column end address, the column address pointer is reset to column start address and page address pointer is not changed. Users have to set the new page and column addresses in order to access the next page RAM content. The sequence of movement of the PAGE and column address point for page addressing mode is shown in Figure 9-1.

PAGE0
PAGE1
PAGE6
PAGE7


Figure 9-1: Address Pointer Movement of Page addressing mode

In normal display data RAM read or write and page addressing mode, the following steps are required to define the starting RAM access pointer location:

- Set the page start address of the target display location by command B0h to B7h.
- Set the lower start column address of pointer by command 00h~0Fh.
- Set the upper start column address of pointer by command 10h~1Fh.

For example, if the page address is set to B2h, lower column address is 03h and upper column address is 10h, then that means the starting column is SEG3 of PAGE2. The RAM access pointer is located as shown in Figure 9-2. The input data byte will be written into RAM position of column 3.

Figure 9-2: Example of GDDRAM access pointer setting in Page Addressing Mode (No row and column-remapping)



Solomon Systech | Nov 2009 | P 34/57 | Rev 0.10 | SPD0301

Horizontal addressing mode (A[1:0]=00b)

In horizontal addressing mode, after the display RAM is read / written, the column address pointer is increased automatically by 1. If the column address pointer reaches column end address, the column address pointer is reset to column start address and page address pointer is increased by 1. The sequence of movement of the page and column address point for horizontal addressing mode is shown in Figure 9-3. When both column and page address pointers reach the end address, the pointers are reset to column start address and page start address (Dotted line in Figure 9-3.)

PAGE0
PAGE1
:
PAGE6
PAGE7

Figure 9-3: Address Pointer Movement of Horizontal addressing mode

Vertical addressing mode: (A[1:0]=01b)

In vertical addressing mode, after the display RAM is read / written, the page address pointer is increased automatically by 1. If the page address pointer reaches the page end address, the page address pointer is reset to page start address and column address pointer is increased by 1. The sequence of movement of the page and column address point for vertical addressing mode is shown in Figure 9-4. When both column and page address pointers reach the end address, the pointers are reset to column start address and page start address (Dotted line in Figure 9-4.)

PAGE0
PAGE1

PAGE6
PAGE7

PAGE7

COL 1 COL 126 COL 127

.... COL 126 COL 127

.... COL 126 COL 127

Figure 9-4: Address Pointer Movement of Vertical addressing mode

In normal display data RAM read or write and horizontal / vertical addressing mode, the following steps are required to define the RAM access pointer location:

- Set the column start and end address of the target display location by command 21h.
- Set the page start and end address of the target display location by command 22h.

Example is shown in Figure 9-5.

9.1.4 Set Column Address (21h)

This triple byte command specifies column start address and end address of the display data RAM. This command also sets the column address pointer to column start address. This pointer is used to define the current read/write column address in graphic display data RAM. If horizontal address increment mode is enabled by command 20h, after finishing read/write one column data, it is incremented automatically to the next column address. Whenever the column address pointer finishes accessing the end column address, it is reset back to start column address and the row address is incremented to the next row.

 SPD0301
 Rev 0.10
 P 35/57
 Nov 2009
 Solomon Systech

9.1.5 Set Page Address (22h)

This triple byte command specifies page start address and end address of the display data RAM. This command also sets the page address pointer to page start address. This pointer is used to define the current read/write page address in graphic display data RAM. If vertical address increment mode is enabled by command 20h, after finishing read/write one page data, it is incremented automatically to the next page address. Whenever the page address pointer finishes accessing the end page address, it is reset back to start page address.

The figure below shows the way of column and page address pointer movement through the example: column start address is set to 2 and column end address is set to 97, page start address is set to 1 and page end address is set to 2; Horizontal address increment mode is enabled by command 20h. In this case, the graphic display data RAM column accessible range is from column 2 to column 97 and from page 1 to page 2 only. In addition, the column address pointer is set to 2 and page address pointer is set to 1. After finishing read/write one pixel of data, the column address is increased automatically by 1 to access the next RAM location for next read/write operation (*solid line in Figure 9-5*). Whenever the column address pointer finishes accessing the end column 97, it is reset back to column 2 and page address is automatically increased by 1 (*solid line in Figure 9-5*). While the end page 2 and end column 97 RAM location is accessed, the page address is reset back to 1 and the column address is reset back to 2 (*dotted line in Figure 9-5*).

Figure 9-5: Example of Column and Row Address Pointer Movement (LS pin pulled LOW)

9.1.6 Set Display Start Line (40h~7Fh)

This command sets the Display Start Line register to determine starting address of display RAM, by selecting a value from 0 to 63. With value equal to 0, RAM row 0 is mapped to COM0. With value equal to 1, RAM row 1 is mapped to COM0 and so on. Refer to Table 9-1 for more illustrations.

9.1.7 Set Contrast Control for BANK0 (81h)

This command sets the Contrast Setting of the display. The chip has 256 contrast steps from 00h to FFh. The segment output current increases as the contrast step value increases.

9.1.8 Set Segment Re-map (A0h/A1h)

This command changes the mapping between the display data column address and the segment driver. It allows flexibility in OLED module design. Please refer to Table 8-1.

This command only affects subsequent data input. Data already stored in GDDRAM will have no changes.

9.1.9 Entire Display ON (A4h/A5h)

A4h command enable display outputs according to the GDDRAM contents.

If A5h command is issued, then by using A4h command, the display will resume to the GDDRAM contents. In other words, A4h command resumes the display from entire display "ON" stage.

A5h command forces the entire display to be "ON", regardless of the contents of the display data RAM.

Solomon Systech | Nov 2009 | P 36/57 | Rev 0.10 | SPD0301

9.1.10 Set Normal/Inverse Display (A6h/A7h)

This command sets the display to be either normal or inverse. In normal display a RAM data of 1 indicates an "ON" pixel while in inverse display a RAM data of 0 indicates an "ON" pixel.

9.1.11 Set Multiplex Ratio (A8h)

This command switches the default 64 multiplex mode to any multiplex ratio, ranging from 16 to 64. The output pads COM0~COM63 will be switched to the corresponding COM signal.


9.1.12 Set Display ON/OFF (AEh/AFh)

These single byte commands are used to turn the OLED panel display ON or OFF.

When the display is ON, the selected circuits by Set Master Configuration command will be turned ON. When the display is OFF, those circuits will be turned OFF and the segment and common output are in V_{SS} state and high impedance state, respectively. These commands set the display to one of the two states:

AEh : Display OFFAFh : Display ON

Figure 9-6: Transition between different modes



9.1.13 Set Page Start Address for Page Addressing Mode (B0h~B7h)

This command positions the page start address from 0 to 7 in GDDRAM under Page Addressing Mode. Please refer to Table 8-1 and Section 9.1.3 for details.

9.1.14 Set COM Output Scan Direction (C0h/C8h)

This command sets the scan direction of the COM output, allowing layout flexibility in the OLED module design. Additionally, the display will show once this command is issued. For example, if this command is sent during normal display then the graphic display will be vertically flipped immediately. Please refer to Table 9-3 for details.

9.1.15 Set Display Offset (D3h)

This is a double byte command. The second command specifies the mapping of the display start line to one of COM0~COM63 (assuming that COM0 is the display start line then the display start line register is equal to 0).

For example, to move the COM16 towards the COM0 direction by 16 lines the 6-bit data in the second byte should be given as 010000b. To move in the opposite direction by 16 lines the 6-bit data should be given by 64 - 16, so the second byte would be 100000b. The following two tables (Table 9-1, Table 9-2) show the examples of setting the command C0h/C8h and D3h.

SPD0301 | Rev 0.10 | P 37/57 | Nov 2009 | **Solomon Systech**

Table 9-1: Example of Set Display Offset and Display Start Line without Remap

							tput						I
		34	6			34		56		56		56	Set MUX ration (A8h)
Hardware		rmal n	Nor 8			rmal 0		ormal 0		rmal 8		rmal 0	COM normal / remap (C0h / C8h) Display offset (D3h)
pin name	,	0)		8		0		0		8	Display start line (40h - 7Fh)
COM0	ROW0	RAM0	ROW8	RAM8	ROW0	RAM8	ROW0	RAM0	ROW8	RAM8	ROW0	RAM8	
COM1 COM2	ROW1 ROW2	RAM1 RAM2	ROW9 ROW10	RAM9 RAM10	ROW1 ROW2	RAM9 RAM10	ROW1 ROW2	RAM1 RAM2	ROW9 ROW10	RAM9 RAM10	ROW1 ROW2	RAM9 RAM10	
COM3	ROW2 ROW3	RAM3	ROW10	RAM11	ROW2	RAM11	ROW2	RAM3	ROW10	RAM11	ROW2	RAM11	
COM4	ROW4	RAM4	ROW12	RAM12	ROW4	RAM12	ROW4	RAM4	ROW12	RAM12	ROW4	RAM12	
COM5	ROW5	RAM5	ROW13	RAM13	ROW5	RAM13	ROW5	RAM5	ROW13	RAM13	ROW5	RAM13	
COM6	ROW6	RAM6	ROW14	RAM14	ROW6	RAM14	ROW6	RAM6	ROW14	RAM14	ROW6	RAM14	
COM7 COM8	ROW7 ROW8	RAM7 RAM8	ROW15 ROW16	RAM15 RAM16	ROW7 ROW8	RAM15 RAM16	ROW7 ROW8	RAM7 RAM8	ROW15 ROW16	RAM15 RAM16	ROW7 ROW8	RAM15 RAM16	
COM9	ROW9	RAM9	ROW10	RAM17	ROW9	RAM17	ROW9	RAM9	ROW10	RAM17	ROW9	RAM17	
COM10	ROW10	RAM10	ROW18	RAM18	ROW10	RAM18	ROW10	RAM10	ROW18	RAM18	ROW10	RAM18	
COM11	ROW11	RAM11	ROW19	RAM19	ROW11	RAM19	ROW11	RAM11	ROW19	RAM19	ROW11	RAM19	
COM12	ROW12 ROW13	RAM12	ROW20	RAM20	ROW12 ROW13	RAM20	ROW12	RAM12	ROW20	RAM20	ROW12 ROW13	RAM20	
COM13 COM14	ROW13 ROW14	RAM13 RAM14	ROW21 ROW22	RAM21 RAM22	ROW13 ROW14	RAM21 RAM22	ROW13 ROW14	RAM13 RAM14	ROW21 ROW22	RAM21 RAM22	ROW13 ROW14	RAM21 RAM22	
COM15	ROW15	RAM15	ROW23	RAM23	ROW15	RAM23	ROW15	RAM15	ROW23	RAM23	ROW15	RAM23	
COM16	ROW16	RAM16	ROW24	RAM24	ROW16	RAM24	ROW16	RAM16	ROW24	RAM24	ROW16	RAM24	
COM17	ROW17	RAM17	ROW25	RAM25	ROW17	RAM25	ROW17	RAM17	ROW25	RAM25	ROW17	RAM25	
COM18 COM19	ROW18 ROW19	RAM18 RAM19	ROW26 ROW27	RAM26 RAM27	ROW18 ROW19	RAM26 RAM27	ROW18 ROW19	RAM18 RAM19	ROW26 ROW27	RAM26 RAM27	ROW18 ROW19	RAM26 RAM27	
COM19 COM20	ROW19 ROW20	RAM20	ROW27 ROW28	RAM27 RAM28	ROW19 ROW20	RAM27 RAM28	ROW19 ROW20	RAM19 RAM20	ROW27 ROW28	RAM28	ROW19 ROW20	RAM28	
COM21	ROW21	RAM21	ROW29	RAM29	ROW21	RAM29	ROW21	RAM21	ROW29	RAM29	ROW21	RAM29	
COM22	ROW22	RAM22	ROW30	RAM30	ROW22	RAM30	ROW22	RAM22	ROW30	RAM30	ROW22	RAM30	
COM23	ROW23	RAM23	ROW31	RAM31	ROW23	RAM31	ROW23	RAM23	ROW31	RAM31	ROW23	RAM31	
COM24 COM25	ROW24 ROW25	RAM24 RAM25	ROW32 ROW33	RAM32 RAM33	ROW24 ROW25	RAM32 RAM33	ROW24 ROW25	RAM24 RAM25	ROW32 ROW33	RAM32 RAM33	ROW24 ROW25	RAM32 RAM33	
COM26	ROW25	RAM26	ROW33	RAM34	ROW25	RAM34	ROW25	RAM26	ROW33	RAM34	ROW25	RAM34	
COM27	ROW27	RAM27	ROW35	RAM35	ROW27	RAM35	ROW27	RAM27	ROW35	RAM35	ROW27	RAM35	
COM28	ROW28	RAM28	ROW36	RAM36	ROW28	RAM36	ROW28	RAM28	ROW36	RAM36	ROW28	RAM36	
COM29	ROW29	RAM29	ROW37	RAM37	ROW29	RAM37	ROW29	RAM29	ROW37	RAM37	ROW29	RAM37	
COM30 COM31	ROW30 ROW31	RAM30 RAM31	ROW38 ROW39	RAM38 RAM39	ROW30 ROW31	RAM38 RAM39	ROW30 ROW31	RAM30 RAM31	ROW38 ROW39	RAM38 RAM39	ROW30 ROW31	RAM38 RAM39	
COM32	ROW32	RAM32	ROW40	RAM40	ROW31	RAM40	ROW31	RAM32	ROW40	RAM40	ROW31	RAM40	
COM33	ROW33	RAM33	ROW41	RAM41	ROW33	RAM41	ROW33	RAM33	ROW41	RAM41	ROW33	RAM41	
COM34	ROW34	RAM34	ROW42	RAM42	ROW34	RAM42	ROW34	RAM34	ROW42	RAM42	ROW34	RAM42	
COM35 COM36	ROW35 ROW36	RAM35 RAM36	ROW43 ROW44	RAM43 RAM44	ROW35 ROW36	RAM43 RAM44	ROW35 ROW36	RAM35 RAM36	ROW43 ROW44	RAM43 RAM44	ROW35 ROW36	RAM43 RAM44	
COM37	ROW36	RAM37	ROW45	RAM45	ROW36	RAM45	ROW30	RAM37	ROW45	RAM45	ROW36	RAM45	
COM38	ROW38	RAM38	ROW46	RAM46	ROW38	RAM46	ROW38	RAM38	ROW46	RAM46	ROW38	RAM46	
COM39	ROW39	RAM39	ROW47	RAM47	ROW39	RAM47	ROW39	RAM39	ROW47	RAM47	ROW39	RAM47	
COM40	ROW40	RAM40	ROW48	RAM48	ROW40	RAM48	ROW40	RAM40	ROW48	RAM48	ROW40	RAM48	
COM41 COM42	ROW41 ROW42	RAM41 RAM42	ROW49 ROW50	RAM49 RAM50	ROW41 ROW42	RAM49 RAM50	ROW41 ROW42	RAM41 RAM42	ROW49 ROW50	RAM49 RAM50	ROW41 ROW42	RAM49 RAM50	
COM42	ROW42 ROW43	RAM43	ROW50 ROW51	RAM51	ROW42 ROW43	RAM51	ROW42 ROW43	RAM43	ROW50	RAM51	ROW42 ROW43	RAM51	
COM44	ROW44	RAM44	ROW52	RAM52	ROW44	RAM52	ROW44	RAM44	ROW52	RAM52	ROW44	RAM52	
COM45	ROW45	RAM45	ROW53	RAM53	ROW45	RAM53	ROW45	RAM45	ROW53	RAM53	ROW45	RAM53	
COM46	ROW46	RAM46	ROW54	RAM54	ROW46	RAM54	ROW46	RAM46	ROW54	RAM54	ROW46	RAM54	
COM47 COM48	ROW47 ROW48	RAM47 RAM48	ROW55 ROW56	RAM55 RAM56	ROW47 ROW48	RAM55 RAM56	ROW47 ROW48	RAM47 RAM48	ROW55	RAM55	ROW47 ROW48	RAM55 RAM56	
COM49	ROW49	RAM49	ROW57	RAM57	ROW49	RAM57	ROW49	RAM49	_	- 1	ROW49	RAM57	
COM50	ROW50	RAM50	ROW58	RAM58	ROW50	RAM58	ROW50	RAM50	-	A-10	ROW50	RAM58	
COM51	ROW51	RAM51	ROW59	RAM59	ROW51	RAM59	ROW51	RAM51			ROW51	RAM59	
COM52	ROW52	RAM52	ROW60	RAM60	ROW52	RAM60	ROW52	RAM52	- 1		ROW52	RAM60	
COM53 COM54	ROW53 ROW54	RAM53 RAM54	ROW61 ROW62	RAM61 RAM62	ROW53 ROW54	RAM61 RAM62	ROW53 ROW54	RAM53 RAM54			ROW53 ROW54	RAM61 RAM62	
COM55	ROW55	RAM55	ROW62	RAM63	ROW55	RAM63	ROW55	RAM55			ROW55	RAM63	
COM56	ROW56	RAM56	ROW0	RAM0	ROW56	RAM0	- 🕍		ROW0	RAM0		-	
COM57	ROW57	RAM57	ROW1	RAM1	ROW57	RAM1		Y -Z	ROW1	RAM1	-	-	
COM58 COM59	ROW58	RAM58	ROW2	RAM2 RAM3	ROW58	RAM2 RAM3			ROW2 ROW3	RAM2	-	-	
COM59 COM60	ROW59 ROW60	RAM59 RAM60	ROW3 ROW4	RAM4	ROW59 ROW60	RAM4			ROW3 ROW4	RAM3 RAM4	-	-	
COM61	ROW61	RAM61	ROW5	RAM5	ROW61	RAM5	7.7		ROW5	RAM5	_	-	
COM62	ROW62	RAM62	ROW6	RAM6	ROW62	RAM6	-		ROW6	RAM6	-	-	
COM63	ROW63	RAM63	ROW7	RAM7	ROW63	RAM7		•	ROW7	RAM7	-	-	
Display examples	(a	a)	(t	o)		c)	((d)	(e)	((f)	
слаттріев			l										L

SOLOMON SYSTECH

(a)

(b)

(c)

(d)

SOLOMON SYSTECH

SOLOMON SYSTECH

SOLOMON SYSTECH

SOLOMON SYSTECH

(e)


(f)

 Solomon Systech
 Nov 2009
 P 38/57
 Rev 0.10
 SPD0301

Table 9-2: Example of Set Display Offset and Display Start Line with Remap

Remap Remap Remap Remap Remap Remap Hardware pin name COM1 ROW62 RAM62 ROW6 RAM6 ROW62 RAM6 ROW46 RAM46 ROW46 RAM54 COM2 ROW61 RAM61 ROW5 RAM5 ROW61 RAM5 ROW45 RAM45 ROW45 RAM53 COM3 RAM4 RAM3 RAM44 RAM43 RAM52 RAM51 RAM59 RAM3 ROW59 ROW3 ROW59 ROW43 ROW43 COM5 ROW58 RAM58 ROW2 RAM2 ROW58 RAM ROW42 RAM42 ROW42 RAM50 COM6 COM7 RAM41 RAM40 RAM57 RAM56 RAM1 RAM0 RAM1 RAM0 RAM49 RAM48 ROW57 ROW1 ROW5 ROW41 ROW41 ROW56 ROWO ROW56 ROW40 ROW40 COM8 COM9 COM10 RAM47 RAM46 RAM45 ROW55 ROW54 RAM55 RAM54 ROW63 ROW62 RAM63 ROW55 ROW54 RAM63 ROW39 ROW38 RAM39 ROW47 ROW39 ROW38 RAM47 ROW47 RAM63 RAM38 RAM37 RAM62 RAM62 RAM46 RAM62 ROW46 ROW46 ROW53 RAM53 ROW61 RAM61 ROW53 RAM61 ROW37 ROW45 ROW37 RAM45 ROW45 RAM61 COM11 COM12 ROW52 ROW51 RAM52 RAM51 ROW60 ROW59 RAM60 RAM59 ROW52 ROW51 RAM60 RAM59 ROW36 ROW35 RAM36 RAM35 ROW44 ROW43 ROW36 ROW35 RAM44 RAM43 ROW44 ROW43 RAM60 RAM4 RAM43 COM13 ROW50 RAM50 ROW58 RAM58 ROW50 RAM58 ROW34 RAM34 ROW42 RAM42 ROW34 RAM42 ROW42 RAM58 COM14 COM15 RAM49 RAM48 ROW57 ROW56 RAM57 RAM56 ROW49 ROW48 RAM57 RAM56 ROW33 ROW32 RAM33 RAM32 ROW41 ROW40 RAM41 RAM40 ROW33 ROW32 RAM41 RAM40 ROW41 ROW40 RAM57 ROW49 ROW48 RAM56 COM16 ROW47 RAM47 ROW55 RAM55 ROW47 RAM55 ROW31 RAM31 ROW39 RAM39 ROW31 RAM39 ROW39 RAM55 COM17 COM18 RAM46 RAM45 RAM54 RAM53 RAM30 RAM29 RAM38 RAM37 RAM38 RAM37 RAM54 RAM53 RAM54 ROW30 ROW30 ROW38 ROW45 RAM53 ROW29 ROW37 ROW53 ROW45 ROW37 ROW29 COM19 COM20 ROW44 RAM44 ROW52 RAM52 ROW44 RAM52 ROW28 RAM28 ROW36 RAM36 ROW28 RAM36 ROW36 RAM52 RAM51 RAM50 RAM27 RAM26 RAM35 RAM34 RAM51 RAM50 RAM51 ROW35 COM21 RAM42 RAM50 RAM34 ROW42 ROW50 ROW42 ROW26 ROW34 ROW26 ROW34 RAM25 COM22 ROW41 RAM41 ROW49 RAM49 ROW41 RAM49 ROW25 ROW33 RAM33 ROW25 RAM33 ROW33 RAM49 COM23 COM24 RAM48 RAM48 RAM24 RAM23 ROW32 RAM32 RAM48 RAM47 RAM31 RAM47 ROW39 RAM39 ROW47 ROW39 RAM47 ROW23 ROW31 ROW23 RAM31 ROW31 COM25 ROW38 RAM38 ROW46 RAM46 ROW38 RAM46 ROW22 RAM22 ROW30 RAM30 ROW22 RAM30 ROW30 RAM46 RAM37 RAM45 RAM45 RAM21 RAM29 ROW29 RAM45 COM26 ROW37 ROW45 ROW37 ROW21 ROW29 ROW21 RAM29 COM27 ROW36 RAM36 ROW44 RAM44 ROW36 RAM44 ROW20 RAM20 ROW28 RAM28 ROW20 RAM28 ROW28 RAM44 COM28 COM29 ROW35 RAM35 ROW43 ROW42 RAM43 ROW35 RAM43 ROW19 ROW18 RAM19 ROW27 RAM27 ROW19 ROW18 RAM27 ROW27 ROW26 RAM43 RAM42 RAM18 RAM26 RAM26 RAM42 RAM34 RAM42 ROW34 ROW34 ROW26 COM30 ROW33 RAM33 ROW41 RAM41 ROW33 RAM41 ROW17 RAM17 ROW25 RAM25 ROW17 RAM25 ROW25 RAM41 COM31 COM32 RAM32 RAM31 RAM40 RAM39 ROW32 ROW31 RAM40 RAM39 ROW16 ROW15 RAM16 RAM15 RAM24 RAM23 ROW16 ROW15 ROW24 ROW23 ROW40 RAM24 RAM40 RAM23 RAM39 ROW31 ROW39 ROW23 COM33 ROW30 RAM30 ROW38 RAM38 ROW30 RAM38 ROW14 RAM14 ROW22 RAM22 ROW14 RAM22 ROW22 RAM38 COM34 COM35 RAM29 RAM28 RAM37 RAM36 RAM13 RAM12 RAM37 RAM36 ROW29 RAM37 ROW13 RAM21 RAM21 ROW21 RAM20 RAM20 ROW28 ROW36 ROW28 RAM36 ROW12 ROW20 ROW12 ROW20 COM36 ROW27 RAM27 ROW35 RAM35 ROW27 RAM35 ROW11 RAM11 ROW19 RAM19 ROW11 RAM19 ROW19 RAM35 COM3 RAM34 RAM34 RAM10 ROW18 RAM18 ROW18 RAM34 COM38 ROW25 RAM25 ROW33 RAM33 ROW25 RAM33 ROW9 RAM9 ROW17 RAM17 ROW9 RAM17 ROW17 RAM33 COM39 ROW24 RAM24 ROW32 RAM32 ROW24 RAM32 ROWS RAM ROW16 RAM16 ROWS RAM16 ROW16 RAM32 COM40 COM41 RAM23 RAM22 ROW31 RAM31 RAM30 RAM7 RAM6 ROW15 RAM15 RAM14 ROW7 RAM15 ROW15 RAM31 RAM30 ROW23 ROW23 ROW22 ROW30 ROW22 RAM30 ROW6 ROW14 ROW6 RAM14 ROW14 RAM21 RAM20 ROW29 ROW28 ROW5 COM42 ROW21 PAM20 ROW21 PAM20 RAM5 ROW13 PAM13 ROW5 PAM13 PUW13 PAM20 COM43 COM44 RAM28 ROW20 RAM4 RAM12 ROW12 ROW20 RAM28 ROW4 RAM12 RAM28 ROW12 ROW19 RAM19 ROW27 RAM27 ROW19 RAM27 ROW3 RAM3 ROW11 RAM11 ROW3 RAM11 ROW11 RAM27 COM45 COM46 COM47 RAM10 ROW18 RAM18 ROW26 RAM26 ROW18 RAM26 ROW2 RAM2 RAM1 ROW10 ROW2 RAM10 ROW10 RAM26 RAM25 RAM24 RAM17 RAM16 RAM25 RAM9 ROW1 RAM9 ROW17 ROW25 ROW17 ROW1 ROW9 ROW9 ROW16 ROW24 RAM24 ROW16 RAM24 ROWO RAMO ROW8 RAM8 ROWO RAM8 ROW8 COM48 COM49 RAM15 RAM14 ROW23 ROW22 RAM23 RAM22 ROW15 ROW14 RAM23 RAM22 RAM7 RAM6 ROW7 ROW6 RAM23 RAM22 ROW15 ROW7 ROW14 ROW6 COM50 ROW13 RAM13 ROW21 RAM21 ROW13 RAM21 ROW5 RAM5 ROW5 RAM21 COM51 RAM20 RAM19 RAM20 RAM19 RAM12 RAM11 RAM4 RAM3 ROW4 ROW11 ROW19 ROW11 ROW3 ROW3 COM53 ROW10 RAM10 ROW18 RAM18 ROW10 RAM18 ROW2 RAM2 ROW2 RAM18 COM54 COM55 RAM9 RAM8 RAM17 RAM16 ROW1 ROW1 ROW8 ROW16 ROW8 RAM16 ROW0 RAM0 ROW0 RAM16 COM56 COM57 ROW7 ROW6 RAM7 RAM6 ROW15 RAM15 ROW7 RAM15 RAM5 RAM13 COM58 ROW5 ROW13 ROW5 RAM13 COM59 COM60 ROW4 ROW3 RAM4 RAM3 ROW12 ROW11 RAM12 RAM11 ROW4 ROW3 RAM12 RAM11 COM61 ROW2 RAM2 ROW10 RAM10 ROW2 RAM10 COMe ROW1 RAM1 ROW8 RAM ROW1 ROW0 RAM9 (d) (e) (b) (c) (f) (g)

Set MUX ration (A8h) COM normal / remap (C0h / C8h) Display offset (D3h) Display start line (40h - /Fh)



example

P 39/57 SPD0301 Rev 0.10 Nov 2009 Solomon Systech

9.1.16 Set Display Clock Divide Ratio/ Oscillator Frequency (D5h)

This command consists of two functions:

- Display Clock Divide Ratio (D) (A[3:0])
 Set the divide ratio to generate DCLK (Display Clock) from CLK. The divide ratio is from 1 to 16, with reset value = 0000b. Please refer to section 7.3 for the details relationship of DCLK and CLK.
- Oscillator Frequency (A[7:4])
 Program the oscillator frequency Fosc that is the source of CLK if CLS pin is pulled high. The 4-bit value results in 16 different frequency settings available as shown below. The default setting is 1000b.


9.1.17 Set Pre-charge Period (D9h)

This command is used to set the duration of the pre-charge period. The interval is counted in number of DCLK, where RESET equals to 2 DCLKs.


9.1.18 Set COM Pins Hardware Configuration (DAh)

This command sets the COM signals pin configuration to match the OLED panel hardware layout. The table below shows the COM pin configuration under different conditions (for MUX ratio =64):


Table 9-3: COM Pins Hardware Configuration



Solomon Systech | Nov 2009 | P 40/57 | Rev 0.10 | SPD0301



SPD0301 | Rev 0.10 | P 41/57 | Nov 2009 | **Solomon Systech**



Solomon Systech | Nov 2009 | P 42/57 | Rev 0.10 | SPD0301

9.1.19 Set V_{COMH} Deselect Level (DBh)

This command adjusts the V_{COMH} regulator output.

9.1.20 Set GPIO (DCh)

This double byte command is used to set the state of GPIO pin. Refer to Table 8-1 for details.

9.1.21 NOP (E3h)

No Operation Command.

9.1.22 Set Command Lock (FDh)

This double byte command is used to lock the OLED driver IC from accepting any command except itself. After entering FDh 16h (A[2]=1b), the OLED driver IC will not respond to any newly-entered command (except FDh 12h A[2]=0b) and there will be no memory access. This is called "Lock" state. That means the OLED driver IC ignore all the commands (except FDh 12h A[2]=0b) during the "Lock" state.

Entering FDh 12h (A[2]=0b) can unlock the OLED driver IC. That means the driver IC resumes from the "Lock" state, and the driver IC will then respond to the command and memory access.

9.1.23 Status register Read

e 12-1 to Figure of the chip. No statu This command is issued by setting D/C# ON LOW during a data read (See Figure 12-1 to Figure 12-2 for parallel interface waveform). It allows the MCU to monitor the internal status of the chip. No status read is provided for serial mode.

Rev 0.10 P 43/57 SPD0301 Nov 2009 Solomon Systech

9.2 Graphic Acceleration Command

9.2.1 Horizontal Scroll Setup (26h/27h)

This command consists of seven consecutive bytes (when LS pin is pulled LOW) to set up the horizontal scroll parameters and determines the scrolling start page, end page, scrolling speed, start column and end column. When LS pin is pulled HIGH, only four consecutive bytes are needed to be sent, only the scrolling start page, end page and scrolling speed can be determined; refer to Table 8-1 for details.

Before issuing this command the horizontal scroll must be deactivated (2Eh). Otherwise, RAM content may be corrupted.

The SPD0301 horizontal scroll is designed for 128 columns scrolling. The following two figures (Figure 9-7, Figure 9-8, and Figure 9-9) show the examples of using the horizontal scroll:


SEG127 SEG125 SEG126 SEG1 SEG1 Original Setting SEG126 SEG127 SEG121 SEG123 SEG124 SEG125 After one scroll SEG1 SEG1 step

Figure 9-7: Horizontal scroll example: Scroll RIGHT by 1 column

Figure 9-8: Horizontal scroll example: Scroll LEFT by 1 column

Original Setting	SEG0	SEG1	SEG2	SEG3	SEG4	SEG5	:	0	:	SEG122	SEG123	SEG124	SEG125	SEG126	SEG127
After one scroll step	SEGI	SEG2	SEG3	SEG4	SEGS	9EGG	:		1	SEG123	SEG124	SEG125	SEG126	SEG127	SEG0

Figure 9-9: Horizontal scrolling setup example (LS pin pull LOW)



Solomon Systech | Nov 2009 | P 44/57 | Rev 0.10 | SPD0301

9.2.2 Continuous Vertical and Horizontal Scroll Setup (29h/2Ah)

This command consists of seven consecutive bytes (when LS pin is pulled LOW) to set up the continuous vertical scroll parameters and determine the scrolling start page, end page, scrolling speed and vertical scrolling offset. When LS pin is pulled HIGH, only four consecutive bytes are needed to be sent; refer to Table 8-1 for details.

If the vertical scrolling offset byte E[5:0] of command 29h / 2Ah is set to zero, then only horizontal scrolling is performed (like command 26/27h). On the other hand, if the number of column scroll offset byte A[0] is set to zero, then only vertical scrolling is performed.

Continuous diagonal (horizontal + vertical) scrolling would be enabled if both A[0] and E[5:0] are set to be non-zero, whereas full column diagonal scrolling mode is suggested by setting F[7:0]=00h and G[7:0]=7Fh.


Before issuing this command the scroll must be deactivated (2Eh), or otherwise, RAM content may be corrupted. The following figures (Figure 9-10 and Figure 9-11) show the examples of using the continuous vertical scroll and the continuous diagonal scroll, respectively.

Display before vertical scrolling start Display snap shot after vertical scrolling start Example 1 : Full screen vertical No. of rows in scrolling with 1 row up in every 5 top fixed area fram es =0 (POR) Sample code No. of rows in 29h // Vertical and right horizontal scroll 00h // No horizontal scroll scioll area=64 00h // Dummy byte for start page address 00h // Set time interval between each (POR) scrolls tep as 5 frames SYSTECH 00h // Dummy byte for end page address 01h // Set vertical scrolling offset as 1 row 00h // Define col 0 as start column 7Fh // Define col 127 as end column 2Fh // Activate scrolling No. of rows Example 2: Partial screen (top area) in top fixed vertical scrolling with 1 row up in every 64 frames area =0 No. of rows <u>Sample code</u> A3h#Set Vertical Scroll Area in scroll amea=40 00h // Set 0 row in top fixed area 28h // Set 40 rows in scroll area 29h // Vertical and right horizontal scroll 00h // No horizontal scroll 00h // Dummy byte for start page address 01h // Set time interval between each scroll step as 64 frames 00h // Dummy byte for end page address Olh #Set vertical scrolling offset as 1 row 00h // Define col0 as start column 7Fh // Define col 127 as end column 2Fh // Activate scrolling

Figure 9-10 : Continuous Vertical scrolling setup example (LS pin pull LOW)

SPD0301 | Rev 0.10 | P 45/57 | Nov 2009 | **Solomon Systech**

Figure 9-11 : Continuous Vertical and Horizontal scrolling setup example (LS pin pull LOW)



9.2.3 Deactivate Scroll (2Eh)

This command stops the motion of scrolling. After sending 2Eh command to deactivate the scrolling action, the ram data needs to be rewritten.

9.2.4 Activate Scroll (2Fh)

This command starts the motion of scrolling and should only be issued after the scroll setup parameters have been defined by the scrolling setup commands: 26h / 27h / 29h / 2Ah. The setting in the latest scrolling setup command overwrites the setting in the previous scrolling setup command.

The following actions are prohibited after the scrolling is activated

- 1. RAM access (Data write or read)
- 2. Changing the horizontal scroll setup parameters

9.2.5 Set Vertical Scroll Area (A3h)

This command consists of 3 consecutive bytes to set up the vertical scroll area. For the continuous vertical scroll function (command 29h / 2Ah), the number of rows in the vertical scroll area can be set smaller than or equating to the MUX ratio. Figure 9-10 shows a vertical scrolling example with different settings in vertical scroll area.

9.3 Advance Graphic Acceleration Command

9.3.1 Content Scroll Setup (2Ch/2Dh)

This command consists of seven consecutive bytes to set up the horizontal scroll parameters and determine the scrolling start page, end page, start column and end column. 1 column will be scrolled horizontally by sending the setting of command 2Ch / 2Dh once.

When command 2Ch / 2Dh are sent consecutively, a delay time of $\frac{2}{FrameFreq}$ must be set.

Solomon Systech | Nov 2009 | P 46/57 | Rev 0.10 | SPD0301

10 MAXIMUM RATINGS

Table 10-1: Maximum Ratings (Voltage Referenced to V_{SS})

Symbol	Parameter	Value	Unit
$V_{ m DD}$	Supply Voltage	-0.3 to +4	V
V_{CC}	Supply voltage	0 to 17	V
V_{SEG}	SEG output voltage	0 to V _{CC}	V
V_{COM}	COM output voltage	0 to 0.9*V _{CC}	V
V _{in}	Input voltage	V_{SS} -0.3 to V_{DD} +0.3	V
$T_{\mathbf{A}}$	Operating Temperature	-40 to +85	°C
T_{stg}	Storage Temperature Range	-65 to +150	°C

Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description section.

This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.



Rev 0.10 P 47/57 SPD0301 Nov 2009 Solomon Systech

11 DC CHARACTERISTICS

Condition (Unless otherwise specified):

Voltage referenced to V_{SS} , V_{DD} =1.65 V to 3.3V, T_A = 25°C

Table 11-1 : DC Characteristics

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
V_{CC}	Operating Voltage	-	7	-	16	V
V_{DD}	Logic Supply Voltage	-	1.65	-	3.3	V
V_{OH}	High Logic Output Level	$I_{OUT} = 100uA$, 3.3MHz	$0.9 \times V_{DD}$	-	-	V
V_{OL}	Low Logic Output Level	$I_{OUT} = 100uA$, 3.3MHz	-	-	$0.1 \times V_{DD}$	V
V_{IH}	High Logic Input Level	-	$0.8 \times V_{DD}$	-	-	V
$V_{\rm IL}$	Low Logic Input Level	-	-	-	$0.2 \times V_{DD}$	V
I _{DD,SLEEP}	Sleep mode Current	$V_{DD} = 1.65 V \sim 3.3 V$, $V_{CC} = 7 V \sim 16 V$ Display OFF, No panel attached	-	-	10	uA
I _{CC,SLEEP}	Sleep mode Current	$V_{DD} = 1.65V \sim 3.3V$, $V_{CC} = 7V \sim 16V$ Display OFF, No panel attached	-	-	10	uA
I_{CC}	V_{CC} Supply Current $V_{DD} = 2.8V$, $V_{CC} = 12$, $I_{REF} = 10uA$, No loading, Display ON, All ON	Contrast = FFh		450	580	uA
I_{DD}	V_{DD} Supply Current V_{DD} =2.8V, V_{CC} = 12, I_{REF} = 10uA, No loading, Display ON, All ON,	Contrast		90	110	uA
		Contrast=FFh	280	310	340	
	Segment Output Current, $V_{DD} = 2.8V$,	Contrast=AFh	-	215	- 40	
I_{SEG}	$V_{CC}=12V$,	Contrast=7Fh	-	155	-	uA
	I _{REF} =10uA,	Contrast=3Fh	-	78		
	Display ON.	Contrast=0Fh	-	20	-	
Dev	Segment output current uniformity	$\begin{aligned} &\text{Dev} = (I_{\text{SEG}} - I_{\text{MID}})/I_{\text{MID}} \\ &I_{\text{MID}} = (I_{\text{MAX}} + I_{\text{MIN}})/2 \\ &I_{\text{SEG}}[0:127] = \text{Segment current} \\ &\text{at contrast setting} = FFh \end{aligned}$	-3	-	3	%
Adj. Dev	Adjacent pin output current uniformity (contrast setting = FFh)	Adj Dev = (I[n]-I[n+1]) / (I[n]+I[n+1])	-2	-	2	%

 Solomon Systech
 Nov 2009
 P 48/57
 Rev 0.10
 SPD0301

12 AC CHARACTERISTICS

Conditions:

Voltage referenced to V_{SS} V_{DD} =1.65 to3.3V T_A = 25°C

Table 12-1: AC Characteristics

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
Fosc (1)	Oscillation Frequency of Display Timing Generator	$V_{\rm DD} = 2.8V$	360	450	540	kHz
FFRM	Frame Frequency	128x64 Graphic Display Mode, Display ON, Internal Oscillator Enabled	-	F _{OSC} x 1/(DxKx64)	-	Hz
RES#	Reset low pulse width		3	-	-	us

Note



 $^{^{(1)}}$ Fosc stands for the frequency value of the internal oscillator and the value is measured when command D5h A[7:4] is in default value.


⁽²⁾ D: divide ratio (default value = 1)
K: number of display clocks per row period (default value = 69)
Please refer to Table 8-1 (Set Display Clock Divide Ratio/Oscillator Frequency, D5h) for detailed description

Table 12-2: 6800-Series MCU Parallel Interface Timing Characteristics

 $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.3V, T_A = 25^{\circ}C)$

Symbol	Parameter Parameter	Min	Тур	Max	Unit
$t_{\rm cycle}$	Clock Cycle Time	300	-	-	ns
t_{AS}	Address Setup Time	0	-	-	ns
$t_{ m AH}$	Address Hold Time	0	-	-	ns
$t_{ m DSW}$	Write Data Setup Time	40	-	-	ns
$t_{ m DHW}$	Write Data Hold Time	7	-	-	ns
$t_{ m DHR}$	Read Data Hold Time	20	-	-	ns
t_{OH}	Output Disable Time	-	-	70	ns
t _{ACC}	Access Time	-	-	140	ns
PW _{CSL}	Chip Select Low Pulse Width (read) Chip Select Low Pulse Width (write)	120 60	-	-	ns
PW_{CSH}	Chip Select High Pulse Width (read) Chip Select High Pulse Width (write)	60 60	-	-	ns
t_R	Rise Time	-	-	40	ns
$t_{\rm F}$	Fall Time	-	-	40	ns

Figure 12-1: 6800-series MCU parallel interface characteristics




 Solomon Systech
 Nov 2009
 P 50/57
 Rev 0.10
 SPD0301


Table 12-3: 8080-Series MCU Parallel Interface Timing Characteristics

 $(V_{DD} - V_{SS} = 1.65V \sim 3.3V, T_A = 25^{\circ}C)$

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	300	-	-	ns
t_{AS}	Address Setup Time	10	-	1	ns
t_{AH}	Address Hold Time	0	-	1	ns
$t_{ m DSW}$	Write Data Setup Time	40	-	-	ns
t_{DHW}	Write Data Hold Time	7	-	1	ns
t_{DHR}	Read Data Hold Time	20	-	1	ns
t_{OH}	Output Disable Time	-	-	70	ns
t_{ACC}	Access Time	-	-	140	ns
t_{PWLR}	Read Low Time	120	-	1	ns
t_{PWLW}	Write Low Time	60	-	1	ns
t_{PWHR}	Read High Time	60	-	1	ns
t_{PWHW}	Write High Time	60	-	1	ns
t_R	Rise Time	-	-	40	ns
$t_{\rm F}$	Fall Time	-	-	40	ns
t_{CS}	Chip select setup time	0	-	-	ns
t_{CSH}	Chip select hold time to read signal	0	-	-	ns
t_{CSF}	Chip select hold time	20	-	-	ns

Figure 12-2: 8080-series parallel interface characteristics






SPD0301 Rev 0.10 P 51/57 Nov 2009 **Solomon Systech**

Table 12-4: Serial Interface Timing Characteristics (4-wire SPI)

 $(V_{DD} - V_{SS} = 1.65V \sim 3.3V, T_A = 25^{\circ}C)$

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	100	-	-	ns
t_{AS}	Address Setup Time	15	-	-	ns
t_{AH}	Address Hold Time	15	-	-	ns
t_{CSS}	Chip Select Setup Time	20	-	-	ns
t_{CSH}	Chip Select Hold Time	10	-	-	ns
$t_{ m DSW}$	Write Data Setup Time	15	-	-	ns
$t_{ m DHW}$	Write Data Hold Time	15	-	-	ns
$t_{ m CLKL}$	Clock Low Time	20	-	-	ns
$t_{\rm CLKH}$	Clock High Time	20	-	-	ns
t_R	Rise Time	-	-	40	ns
$t_{\rm F}$	Fall Time	-	-	40	ns

Figure 12-3 : Serial interface characteristics (4-wire SPI)




 Solomon Systech
 Nov 2009
 P 52/57
 Rev 0.10
 SPD0301

Table 12-5: Serial Interface Timing Characteristics (3-wire SPI)

 $(V_{DD} - V_{SS} = 1.65V \sim 3.3V, T_A = 25^{\circ}C)$

Symbol	Parameter	Min	Тур	Max	Unit
$t_{\rm cycle}$	Clock Cycle Time	100	-	-	ns
t_{CSS}	Chip Select Setup Time	20	-	-	ns
t_{CSH}	Chip Select Hold Time	10	-	-	ns
t_{DSW}	Write Data Setup Time	15	-	-	ns
t_{DHW}	Write Data Hold Time	15	-	-	ns
t_{CLKL}	Clock Low Time	20	-	-	ns
t_{CLKH}	Clock High Time	20	-	-	ns
t_R	Rise Time	-	-	40	ns
$t_{\rm F}$	Fall Time	-	-	40	ns

Figure 12-4 : Serial interface characteristics (3-wire SPI)



 SPD0301
 Rev 0.10
 P 53/57
 Nov 2009
 Solomon Systech

Conditions:


$$V_{DD} - V_{SS} = 1.65 V \sim 3.3 V$$

 $T_A = 25^{\circ}C$

Table 12-6: I²C Interface Timing Characteristics

Symbol	Parameter	Min	Тур	Max	Unit
$t_{\rm cycle}$	Clock Cycle Time	2.5	-	-	us
t_{HSTART}	Start condition Hold Time		-	-	us
t _{HD}	Data Hold Time (for "SDA _{OUT} " pin)	0	-	-	ns
	Data Hold Time (for "SDA _{IN} " pin)	300	-	-	ns
t_{SD}	Data Setup Time	100	-	-	ns
t _{SSTART}	Start condition Setup Time (Only relevant for a repeated Start condition)		-	-	us
t_{SSTOP}	Stop condition Setup Time	0.6	-	-	us
t_R	Rise Time for data and clock pin	-	-	300	ns
$t_{\rm F}$	Fall Time for data and clock pin	-	-	300	ns
t _{IDLE}	Idle Time before a new transmission can start	1.3	-	-	us


Figure 12-5: I²C interface Timing characteristics



 Solomon Systech
 Nov 2009
 P 54/57
 Rev 0.10
 SPD0301

13 Application Example

Figure 13-1: Application Example of SPD0301Z




SPD0301 | Rev 0.10 | P 55/57 | Nov 2009 | **Solomon Systech**


14 PACKAGE INFORMATION


14.1 SPD0301Z Die Tray Information

H30-230x4 Cav. No(1, 2...) \square W1 □ W3

Figure 14-1: SPD0301Z die tray information








Remarks:

- 1. Tray material: Permanent Antistatic
- 2. Tray color code: Black
- 3. Surface resistance $10^9 \sim 10^{12}~\Omega$
- 4. Pocket bottom: Rough Surface

Parameter	Dimensions	
T at affecter	mm (mil)	
W1	76.00±0.10 (2992)	
W2	68.00±0.10 (2677)	
W3	68.30±0.10 (2689)	
D_X	8.40±0.10 (331)	
TP_X	59.20±0.10 (2331)	
D_{Y}	5.50±0.10 (217)	
TP_{Y}	65.00±0.10 (2559)	
P_{X}	7.40±0.05 (291)	
P_{Y}	2.60±0.05 (102)	
X	5.85±0.05 (230)	
Y	1.02±0.05 (41)	
Z	0.40±0.05 (16)	
N (pocket number)	234	

Nov 2009 P 56/57 Rev 0.10 SPD0301 **Solomon Systech**



The product(s) listed in this datasheet comply with Directive 2002/95/EC of the European Parliament and of the council of 27 January 2004 on the restriction of the use of certain hazardous substances in electrical and electronic equipment and People's Republic of China Electronic Industry Standard SJ/T 11363-2006 "Requirements for concentration limits for certain hazardous substances in electronic information products (电子信息产品中有毒有害物质的限量要求)". Hazardous Substances test report is available upon request.

http://www.solomon-systech.com

part.

SPD0301 | Rev 0.10 | P 57/57 | Nov 2009 | **Solomon Systech**