


Amaze Yourself!

Read Electronics For You

You'll realise how much you didn't know, and didn't know that you didn't know!

To Subscribe:
http://subscribe.efy.in

OR

Scan This Code



Korea and begun a $4 billion Indiana packaging facility

Ambarella partners with Macnica for edge AI

Ambarella signed a long-term distribution deal with Macnica Americas and Macnica ATD Europe for its edge AI SoCs, SOMs, platforms, and software. The partnership targets the Americas, Europe, the Middle East, and Africa (EMEA) to support design-in, integration, and deployment for customers..

South Korea toughens espionage law over chip theft

South Korea's revised Criminal Act, effective September 13, 2026, extends espionage rules to foreign entities, strengthening protection of chip know-how after leak cases, including alleged transfer of DRAM technology by ex-Samsung staff to China's CXMT.

AI tools automate chip design

Rise Design Automation has launched IPCreate and IPTransform, AI-assisted platforms unveiled at DAC 2026 to automate semiconductor design between specifications, HLS, and RTL. IPCreate converts specifications or MathWorks models into RTL; IPTransform reverse-generates HLS models from existing RTL. Rise claims ~30x faster simulation than RTL and up to 1 million gates/week per engineer.

Open source EDA stack for chip design

CaretEDA has launched the 2026.08 release of its Spec-to-Netlist platform, combining Verilator, Yosys, SymbiYosys, and OpenROAD into a commercially supported open source EDA stack spanning simulation through tape-out-ready netlists, with agentic workflows for verification, optimisation, and proof closure. Alongside it, CaretEDA launched Startup Program giving early-stage semiconductor firms full stack access and a 90-day evaluation licence for its agentic building blocks.

Quantum-safe IP cores target RISC-V SoCs

Synergy Quantum has introduced silicon IP cores adding post-quantum cryptography to RISC-V SoCs, supporting quantum-safe key exchange,



digital signatures, secure boot, device identity, and firmware verification. Usable as a cryptographic accelerator or hardware root of trust, dedicated hardware protects keys while cutting processor load. Shared NTT/Keccak datapaths optimise area, power, and performance for IoT, industrial, automotive, telecom, defence, and satellite systems.

Hardware stack IP core for ASIC and FPGA designs

CAST's new TCPIP-100G Hardware Stack IP delivers processor-free 100Gbps Ethernet protocol processing for ASIC/FPGA designs. It manages connections, retransmissions, and flow control entirely in hardware. Supporting 32,768 sessions, IPv4, and flexible latency modes, this IP optimises performance for data servers, storage systems, and networking gear.

UWB extends its reach to new applications

Ceva's next-generation Ceva-Waves UWB IP adds IEEE 802.15.4ab support to deliver up to 30x longer ranging and 4x higher data rates. By combining UWB with narrowband-assisted ranging, it slashes power consumption and footprint. It targets secure access, radar, and consumer audio while maintaining backward compatibility with IEEE 802.15.4z