Research - Central Electronics Engineering Research Institute (CSIR-CEERI) have signed an MoU to assess the feasibility of establishing an indigenous gallium nitride (GaN) technology development and fabrication facility in India. The partnership combines CISR-CEERI's GaN research and fabrication expertise with SpintronicsAI's design and manufacturing capabilities, targeting domestic products for power, RF, telecom, defence, space and automotive applications locally.

IIT Hyderabad, Japan's Mie University Partner on Semiconductor Research

IIT Hyderabad and Japan's Mie University have signed MoUs covering academic exchanges, student mobility and joint research, with emphasis on semiconductors and digital technologies. The agreements provide for faculty exchanges and student programmes lasting one to two semesters, aiming to develop talent and strengthen links between research institutions and the semiconductor industry.

Japan Funds $21B for two GlobalFoundries US fabs

Japan will provide up to $21 billion to support two new GlobalFoundries semiconductor fabrication plants in Malta, New York, with the first targeting completion in 2029. Each facility is expected to produce around 900,000 wafers annually. The project is expected to create over 1000 manufacturing jobs and 27,000 construction roles, strengthening US chipmaking capacity.

GlobalFoundries and TSMC partner on US interposer production for CoWoS

GlobalFoundries will supply silicon interposers for TSMC's chip-on-wafer-on-substrate (CoWoS) advanced packaging ecosystem under an initial five-year agreement valued at about $2 billion, establishing a domestic US source for these components. Production ramp-up at its Malta, New York, facility is scheduled for the first half of 2028, with capacity expansion provisions to address growing demand for AI and high-performance computing chips.

Applied Materials opens $5 billion semiconductor R&D centre in Silicon Valley

Applied Materials has opened its $5 billion EPIC Centre in Silicon Valley to accelerate semiconductor research and commercialisation through collaboration with chipmakers, universities and equipment suppliers. The facility will focus on materials, chip architectures and manufacturing processes for AI computing. The initiative aims to shorten the time needed to move semiconductor innovations from research into production.

Thailand unveils $80B semiconductor strategy through 2050

Thailand has approved a semiconductor and advanced electronics strategy targeting $80 billion in cumulative investment, $150 billion in annual industry revenue and over 230,000 jobs by 2050. Priority areas include photonics, power semiconductors, and sensors. The three-phase roadmap covers chip design, wafer fabrication, assembly, packaging, and testing, supported by incentives and workforce development.

AI agents take on chip design tasks

Synopsys has introduced AgentEngineer, a portfolio of AI agents that automate engineering tasks across semiconductor design, verification and system development. Built on the Autopilot platform, they coordinate workflows using data from EDA and simulation tools. Agents cover verification coverage closure, software validation, multi-die 3D IC assembly and power, performance, and area (PPA) optimisation, plus analogue layout synthesis and design migration, with security controls and workflow oversight.

New AI agent turns specifications into chip RTL

Cadence Design Systems has introduced the RTL Generation Agent for its ChipStack AI Super Agent, automating RTL code generation and optimisation. It converts natural-language specifications into RTL and refines existing designs against power, performance, and area (PPA) targets, integrating with EDA and verification tools to catch inefficiencies and validate function earlier. Initial evaluations showed lower area and power than code from foundation models alone.

IN ADDITION

- Tata Electronics, BESI partner to develop advanced semiconductor packaging in India
- DRDO to lead next-generation semiconductor discussions at ESTIC 2026
- Atlas Copco India targets semiconductor market with turnkey expertise
- Dassault Systèmes targets Indian chip market with virtual twin strategy
- Tanaka targets Indian semiconductor expansion without local plant
- Global Electronics Association and Fraunhofer Partner on EU Chips Act Pilot Line
- ERS launches 310×310 mm packaging system for AI and chiplet architectures
- MIPS and Xcelsa Labs partner to accelerate custom silicon development
- Samsung System LSI to retreat from automotive APs, prioritise higher-margin chips
- Lam Research opens 43664sqm logistics hub to bolster US chip supply chain
- Hanmi Semiconductor wins $18.2 million Samsung equipment order
- Keysight, Glasgow, NPL and MPI demonstrate InP HEMT Characterisation to 250GHz
- Teradyne to invest $300 million in FormFactor under semiconductor test collaboration
- Samsung 2nm yield nears 60%