
Nvidia Bets On RISC-V

Can an open source chip architecture really sit alongside Nvidia's GPUs in the data centre? A $400-million funding round and a new hardware partnership suggest the answer might be yes.



AI illustration of how SiFive's customisable RISC-V CPUs integrate with Nvidia GPUs via NVLink Fusion, supported by CUDA software porting for next-generation AI data centres

SABA AAFREEN

The reduced instruction set computing five (RISC-V) ecosystem just landed its biggest vote of confidence yet. SiFive has closed a $400-million Series G round, pushing its valuation to $3.65 billion.

What makes this round stand out isn't just the size, but the investor list. Nvidia has joined as a backer, alongside Atreides Management, Apollo Global Management, Point72 Turion, T. Rowe Price Investment Management, Prosperity7 Ventures, and Sutter Hill Ventures. SiFive says the capital will go towards building high-performance RISC-V processors and artificial intelligence (AI) IP for data-centre use.

The investment is particularly interesting because it follows a technology partnership announced in January 2026, when SiFive said it would integrate Nvidia's NVLink Fusion into its high-performance RISC-V data-centre designs. Nvidia is also working separately to bring its CUDA software stack to RISC-V.

What SiFive actually sells

SiFive doesn't build finished chips. Instead, it licenses RISC-V-based processor IP that other companies customise and integrate into their own silicon. This allows customers to build processors for the specific performance, power, and workload requirements of their applications.

The company is now pushing this approach into higher-performance markets, including data centres. Its funding announcement points to growing interest from hyperscale customers that want greater control over how their processors are designed and optimised. Patrick Little, Chairman and CEO of SiFive, says, "Hyperscale customers have made it very clear that it is time to accelerate the availability of open standard alternatives for the data center."

RISC-V sits at the core of this pitch. As an open instruction-set architecture—essentially