

Fig. 2: ASIC analogue design-and-simulation tool




Fig. 3: Overview of FEL's solutions to the design centre

netlists have to be analysed carefully and logged-in further. All of these are tracked by the companies under project dependent files. Fedora makes all of these processes easy through a dedicated web server, meant especially for hardware design and code reviews through FEL. It also helps improve their sign-off methodologies.

Designers are often confused about hardware code reviews, and inexperienced companies are often misguided due to which plenty of time is wasted. Moreover, code-sharing takes place in an inefficient way (in a non-acceptable format) due to which misunderstandings arise. This web server solves all these issues,

collaborating all hardware tools and their files.

Targets micro-nano electronic engineering field

FEL targets the engineering field at the micro and nano level with the help of its different tools. On one hand, the collection of Perl modules included provide the engineering support at Verilog or very-high-speed integrated circuit (VHSIC) hardware description language (VHDL) level, while on the other hand, there are tools for embedded design that provide advanced RISC machines (ARM) support as an alternative to Fedora architecture. The extra standard cell




Fig. 4: Netgen

Quick overview

Version: 21

Licence: OpenSource

Key features:

1. To build a bridge between both free and open source software and hardware communities.
2. Inter-operability between different EDA packages to achieve various design flows.

libraries included support more than 300MB of cells of size 0.13µm.

Then, there are C based design methodologies, programmable logic array (PLA) tools and simulators for 8051 and 8085 microcontrollers along with the peer-review solution, coupled with Elipse-integrated development environment (IDE) to support the intellectual property (IP) design for digital or embedded hardware, extracted spice decks (sub-circuits with external connectors that appear in an alphabetical order) with simulation facility through gnuapc, ngspice or any other spice simulator.

Features that dominate

FEL's methodologies make it a multi-purpose platform, where at one time it allows design and simulation, while at the other synthesises the design flow.

Design and simulation. The application-specific integrated circuit (ASIC) analogue design-and-simula-