

modern day refers to a wide spectrum of engineers in verification/validation domain such as system integrators, RTL block owners, modifiers, verification environment designers, etc as each one of them do look at some key aspects of the design."

Entry-level opportunities

Masiwal informs that for freshers, the opportunities are in two areas, namely, ASIC functional verification and memory IO, and analogue IP validations/characterisation/layout. He says, "The fresher is a part of a team consisting of seniors and is expected to understand the design, validate and simulate the design, run functional checks and ramp up fast. Our company expects fresh graduates to have good knowledge of analogue and digital design fundamentals."

Whether there are opportunities for senior, junior or fresher, one needs to appreciate the market demands to chalk out their career path in any domain, believes Ajeetha Kumari, chief executive officer, CVC Pvt Ltd. Coming to this specific domain, she says, "Typically freshers are seen as out-of-the-box thinkers, smart engineers with innovative mindsets and zeal to learn new skills, and they are also realised as part of the 'market segment' as they are one of the biggest consumers and market drivers for many of these hardware devices being designed/developed."

With verification dominating the ASIC design project cycles, she further adds, "The term 'verification engineers' gets often further classified to verification environment developers, verification owners/execution engineers, regression owners and coverage closure engineers, coverage model developers and assertion developers, formal

As found on payscale.com, the average salary for a design verification engineer is ₹ 711,635 per year. People in this job generally do not have more than 10 years' experience. A skill in Perl is associated with high pay for this job. A validation engineer earns an average salary of ₹ 416,412 per year

verification engineers. However, there is also a steady intake of FPGA RTL designers."

Talking about the entry-level roles for freshers, Paramita Kapat, head HR, eInfochips shares, "Entry-level roles and responsibilities, in the services companies who provide their verification services to product companies, will include—maintaining the regression suite, running the regression and reporting the results to the team, owning some small block verification, writing test cases and debugging the failures, etc."

Demand areas

Talking about the top functional areas and geographical locations, Vivek Madhukar, COO, TBSL, which operates TimesJobs.com explained, "Validation and verification is also known as quality assurance (QA) and quality control (QC) in industry parlance. QA/QC jobs are highly specialised in nature and are expected to be in demand in the near future, as they form an integral function

in all sectors employing high-end electronic equipment. It is therefore quite evident that the IT, telecom, engineering and biotech sectors appear to be the biggest recruiters of these professionals. In terms of locations, the four major metros—Bangalore, Hyderabad, Delhi and Mumbai—account for most of the demand."

According to the data provided by TimesJobs.com, the major share of the jobs available are in functional areas such as IT/telecom, which constitutes about 45 per cent, and engineering is about 33 per cent. The remaining are scattered amongst other areas such as healthcare/biotechnology, banks, etc.

The top industries hiring verification and validation engineers are, of course, the IT software industry with about 37 per cent share of jobs followed by the healthcare/biotech industry with a share of 21 per cent. Automobile, banking/financial services and IT hardware industries offer 8 per cent, 6 per cent and 5 per cent of the jobs, respectively. Remaining 13 per cent of the jobs are scattered amongst different sectors.

Apart from Bangalore, Hyderabad and Delhi that feature in the list of top locations for verification and validation jobs with 32 per cent, 15 per cent and 13 per cent, respectively, Mumbai and Pune are emerging cities with 12 per cent and 9 per cent of the jobs, respectively.

Pay package

As found on payscale.com, the average salary for a design verification engineer is ₹ 711,635 per year. People in this job generally do not have more than 10 years' experience. A skill in Perl is associated with high pay for this job. A validation engineer earns an average salary of ₹ 416,412 per year.

CETPA®

TRAINING | DEVELOPMENT | PLACEMENT
www.cetpainfoitech.com

Awarded as Best Training Company
in Software, CAD & Embedded Systems
in 4 consecutive years 2010, 2011, 2012 & 2013

2 1/4 WEEKS & 6 MONTHS INDUSTRIAL TRAINING

.NET PHP JAVA AUTOCAD CATIA CCNA PLC SCADA

VLSI MATLAB EMBEDDED SYSTEMS WIRELESS & TELECOM

50+ Training Domains

Call Toll Free: 1800-102-4262

Contact Us: 0120-3839555

Roorkee | Noida | Lucknow | Dehradun