




Fig. 5: Component layout of the PCB




Fig. 6: Flow chart explaining the basic working process




Fig. 7: Entering the number of pins in auto-search method



Fig. 8: Displaying the result in auto-search method




Fig. 9: Entering IC number



Fig. 10: Basic information about the IC

EFY Note

The source code of this project is included in this month's EFY DVD and is also available for free download at source.efymag.com




Fig. 11: Option for truth tables




Fig. 12: Observed truth table for the first NAND gate



Fig. 13: Result of manual-checking method

TABLE IV
TRUTH TABLE FOR
NAND GATE

Input A	Input B	Output
0	0	1
0	1	1
1	0	1
1	1	0

lar gate (Fig. 12 shows the result for the first gate along with the corresponding truth table). Finally, the number of good and bad gates is displayed, in addition to the overall condition of the IC (Fig. 13). **EFY**

