



Fig. 2: Simulink features new graphical controls and displays for tuning the simulations (Image courtesy: www.in.mathworks.com)

functionality. Specifically speaking, Rinku Singh, design engineer, Agnisis says, "Register and memory-map definitions are becoming tedious, consuming significant implementation and verification time." Agnisis' IDesignSpec helps designers to capture register specification and generate the desired code.

Engineers manually read the specification and code RTL or C header files, which is highly undesirable as it is tedious, mundane and costly in terms of both time and resources. In the latest version, IDesignSpec

automates this process of generating code from a single specification. The specification itself may be split over a number of individual documents or files.

"Agnisis recently launched Automatic Register Verification (ARV) module, where two separate tools (IDesignSpec and IVerifySpec) are available in an integrated form," notes Singh. He adds, "IDesignSpec generates Universal Verification Methodology (UVM) environment and custom sequences, whereas IVerifySpec generates the verification plan, imports

Latest in system-design software: A bird's-eye view

SystemVue. SystemVue 2015.01 integrates MATLAB Script, FPGA interface to Keysight M9703A, 3D plots and a new 5G library

IDesignSpec. Automates the process of generating code from a single specification. IDesignSpec and IVerifySpec are available in an integrated form in ARV module

Advanced Design System (ADS). New W2309 double data rate (DDR) bus simulator, silicon RFIC interoperability with Virtuoso enhancements, two to 16 times faster FEM simulation performance, GoldenGate-in-ADS and new RFIC cockpit

Now, chip-design tools on cloud help design quickly, efficiently and cost-effectively

IBM is now offering its EDA suite of chip-design tools stored on its own SoftLayer cloud infrastructure, providing on-demand access to designers. IBM's high-performance services for EDA are made available through SICAAD, a silicon based platform provider. Targeted at development of mobile phones and wearable devices, this move could boost designing in small and mid-level companies.

Supporting a pay-as-you-go model instead of contract with EDA vendors, IBM claims it will reduce the cost of developing a new integrated circuit (IC) by 50 per cent. Three tools, namely, Logic Verification tool, Spice simulator and Library Characterisation tool offered in the first phase cover nearly 70 per cent of a typical new IC design flow today. In future, IBM plans to add more tools to cover at least 90 per cent of the flow.

DIGITAL CLAMP METERS

36-AUTO

27-AUTO

Model: 36-AUTO (AC/DC)

- 3½ Digit 4000 Counts
- Auto Ranging
- Voltage Range Up to 600V AC/DC
- Resistance Measurement Up to 40MΩ
- Jaw Opening Up to 25mm
- Auto Power Off
- Non Contact Voltage
- Temp., Capacitance, Data Hold, Hz/Duty, REL (Zero)

Model: 27-AUTO (AC)

- 3½ Digit, 2000 Counts
- Auto Ranging
- Voltage Range Up to 600V AC/DC
- Resistance Measurement Up to 20MΩ
- Jaw Opening Up to 25mm
- Auto Power Off
- Non Contact Voltage
- Data Hold & Max Function

Meco Meters Private Limited

Plot No. EL-60, MIDC Electronic Zone,
TTC Industrial Area, Mahape,
Navi Mumbai - 400710 (INDIA)

Tel : 0091-22-2767 3300 (Board), 2767 3311-16 (Sales)
Fax : 0091-22-2767 3310, 2767 3330
Email : sales@mecoinst.com
Web : www.mecoinst.com