

Fig. 2: CPU clocks



Fig. 3: Virtualiser

ZeBu provides the comprehensive debug with full signal visibility and Verdi integration, and supports advanced use modes including power management verification and hybrid emulation with virtual prototypes for architecture optimisation and software development.

Platform Architect MCO enables system designers to explore and optimise the hardware-software partitioning and configuration of the SoC infrastructure, specifically the global interconnect and memory subsystem, to achieve the right system performance, power and cost.

Using a high-performance emulator like ZeBu Server-3 with a virtual prototype exploration tool like Platform Architect MCO, testing typically consists of running application software tests on processor sub-systems in the emulator to drive simulation and monitoring performance. This confirms whether optimised configuration of the architecture design chosen during exploration meets the required performance metrics.

Verdi integration provides the powerful technology that helps comprehend complex and unfamiliar design behaviour, automate difficult and tedious debug processes and unify diverse and complicated design environments. ZeBu Server module emulates 60M gates in nine emulation chips. The components fit better, and fewer design nets get cut. It has less interconnect hardware. Highest performance is two to five megahertz, and it has low power, small size, gets latest processes every two years and is reliable.

Interconnect and memory subsystem peripherals are often modelled in Platform Architect MCO, with cycle-accurate CPU sub-systems modelled in ZeBu Server-3. In ZeBu world, various timing domains maintain their relative clock ratios. Operation in a fully-timed synchronisation mode provides full cycle accuracy. You can use this environment to run a variety of processing loads and data streams, and quickly analyse relative performance trade-offs between various factors like cache sizes and number of proces-