



PES UNIVERSITY

(Established under Karnataka Act No. 16 of 2013) 100-ft Ring Road,Bengaluru-560 085,Karnataka,In

Electronics and Communication Engineering DIGITAL SYSTEM

DESIGN:(UE21EC342AB1)

MINI PROJECT: Pseudo Random Binary Sequence (PRBS) Generator using Linear feedback shift register (LFSR).

DONE BY:

GURUPRASAD REDDY: - PES1UG21EC107

G S S S DHANVI: - PES1UG21EC104

HEMANT CHANDRASEKHAR WADE: - PES1UG21EC112

GOKUL MVSS: - PES1UG21EC105

Course Instructor: -Dr.Rashmi Seethur





CONTENT


- 1.PROBLEM STATEMENT AND BLACKBOX STRUCTURE.
- 2. Introduction
- 3. Flowchart
- 4. Design Code
 - a) PRBS.V
 - b) PRBS_Gen.v
 - c) PRBS_Monitor.v
- 5. Test bench
- 6. Simulation Result
- 7. Code coverage
- 8. Synthesis schematic
- 9.CONSTRAINS FILE
- **10.SYNTHESIS REPORT**
 - a) Power Report
 - b) Area Report
 - c) Timing Report (with and without constraints)
- 11.Netlist
- 12.RUN.tcl
- 13.Conclusion
- 14.Bibliography

1) PROBLEM STATEMENT AND BLACKBOX STRUCTURE:

Our team has been assigned with , PROJECT ID -6: Pseudo Random Binary Sequence (PRBS) Generator using Linear feedback shift register(LFSR).

The Specifications allocated to us are shown below:

• Black Box Structure:



- Other specifications:
 - o PRBS Monitor generates LFSR given the pattern generated by PRBS Generator.

Generator:

Signal name	Direction	Bit width	Description
clk	input	1	Clock signal
rst	Input (active low)	1	Reset all LFSRs to 0
lfsr	output	Outlength	Output register for the LFSR sequence

- → Outlength should be declared using the `define statement. Its value should be set to 8.
- → When the Reset signal is high, the LFSR is updated according to the LFSR feedback logic.
- → The updated LFSR value is displayed using the \$display system task

Design Ports for Monitor:


Signal name	Direction	Bit width	Description
clk	input	1	Clock signal
rst	input	1	Reset signal
lfsr	output	8	input representing the PRBS sequence from the external source.
lock	output	1	indicate if the monitored PRBS matches the received PRBS.
bit_error	output	1	indicate if a bit error has been detected.


- o PRBS Monitor generates LFSR given the pattern generated by PRBS Generator.
- Lock is set to 1 when Gen and Monitor have the same pattern value.
- o Bit_error is set to high when Gen and Monitor sync for 3 consecutive cycles.


2) INTRODUCTION:

A pseudorandom binary sequence (PRBS), is a binary sequence that, while generated with a deterministic algorithm, is difficult to predict and exhibits statistical behavior similar to a truly random sequence, or In simple words, sequence of binary values that appears random but is generated by a deterministic algorithm. The most common example is the maximum length sequence generated by a (maximal) linear feedback shift register (LFSR).

LFSRs (linear feedback shift registers) provide a simple means for generating non sequential lists of numbers quickly on microcontrollers. Generating the pseudo-random numbers only requires a right-shift operation and an XOR operation. A basic LFSR does not produce very good random numbers. A better sequence of numbers can be improved by picking a larger LFSR and using the lower bits for the random number. We use a subset of the LFSR for a random number to increase the permutations of the numbers and improve the random properties of the LFSR output. Shifting the LFSR more than once before getting a random number also improves its statistical properties. Shifting the LFSR by a factor of its period will reduce the total period length by that factor.







3) Design Code:

• The design code consists of 3 parts: PRBS.V, PRBS_GEN.V and PRBS_MONITOR.V

```
a) PRBS.V
Code:
`define OUTLENGTH 8
module PRBS (input Clock,Reset,output lock, bit_error);
wire [`OUTLENGTH-1:0] LFSR_w;
PRBS_Gen Gen(
Clock_G,
Reset,
LFSR_w
);
PRBS_Monitor Mon(
Clock_G,
Reset,
LFSR_w,
lock,
bit_error
);
Endmodule
```

b) PRBS_Gen.V

Code:

```
`define OUTLENGTH 8
module PRBS_Gen (
input Clock,
input Reset,
output reg [`OUTLENGTH-1:0] LFSR
);
always @(posedge Clock or negedge Reset) begin
if(~Reset) begin
LFSR \le 0;
end else begin
LFSR <= { LFSR[`OUTLENGTH-1:0], ~(LFSR[`OUTLENGTH-1] ^
LFSR[`OUTLENGTH/2-1]) };
 $display("Monitor %h",LFSR);
end
end
endmodule
```


c) PRBS_Monitor.v:


CODE:

```
'define OUTLENGTH 8
module PRBS_Monitor (
input Clock,
input Reset,
input ['OUTLENGTH-1:0] LFSR,
output reg lock,
output reg bit_error
);
reg ['OUTLENGTH-1:0] LFSR m;
reg ['OUTLENGTH-1:0] counter;
always @(posedge Clock or negedge Reset) begin
if(~Reset) begin
 LFSR m \le 0;
 lock \le 0;
 counter \leq 0;
 bit error \le 0;
end else begin
 // shift <= LFSR;
 LFSR_m <= { LFSR[`OUTLENGTH-1:0], ~(LFSR_m[`OUTLENGTH/2-1]
^ LFSR_m[`OUTLENGTH/2-2] ^ LFSR_m[`OUTLENGTH/2-3]) } ;
 $display("Monitor %h",LFSR_m);
 if (LFSR_m == LFSR) begin
 lock <=1;
 counter <= counter + 1;</pre>
 bit error \leq 0;
 end
else begin
 lock <=0;
 counter \leq 0;
 if (counter \geq 3)
  bit error <=1;
 end
end
end
endmodule
```

4) TESTBENCH

```
PRBS tb.v:
  CODE:
'define OUTLENGTH 8
module PRBS_tb ();
reg Clock_G;
reg Clock_M;
reg Reset;
wire lock;
wire bit_error;
initial begin
// $monitor("Reset %b, Output %b", Reset, LFSR);
  Clock G = 0;
  Clock_M = 0;
  Reset = 0;
  #10
  Reset = 1;
  #1000
Reset=0;
  #1000000
  $finish;
 end
 always #1 Clock_M = ~Clock_M;
 always #1 Clock_G = \sim Clock_G;
 PRBS DUT(
 Clock G,
  Clock_M,
 Reset,
 lock,
 bit_error
```





SYNTHESIS:

Tool Used: GENUS (By Cadence)


Commands:

- csh
- source /home/install/cshrc
- genus -gui // This command invokes the genus tool
- read libs
- read_hdl
- elaborate
- syn generic
- syn_map
- syn_opt -incremental
- gui_show
- write netlist > netlist.v
- write sdc > filename tool.sdc
- report_power > name_power.rpt
- report area > name area.rpt
- read sdc


- report_timing > name_timing.rpt
- // All these commands are also directly available in the run.tcl file.
- So, another method for direct simulation is
- source run.tcl
- // This commands directly runs all the commands listed above in a single file

8) SYNTHESIS SCHEMATIC:


prbs_gen



prbs_monitor



Prbs



9) CONSTRAINS FILE:

input constrain file

```
create_clock -name Clock -period 1.25 -waveform {0 0.625} [get_ports "Clock"]
set_clock_transition -rise 0.1 [get_clocks "Clock"]
set_clock_transition -fall 0.1 [get_clocks "Clock"]
set_input_delay -max 0.06 -clock Clock [all_inputs]
set_output_delay -max 0.06 -clock Clock [all_outputs]
```

output constrain:

10) SYNTHESIS REPORT:

A) POWER REPORT:

Instance: /PRBS Power Unit: W

PDB Frames: /stim#0/frame#0

Category	Leakage	Internal	Switching	Total	Row%
memory register latch logic bbox clock pad	0.00000e+00 2.54124e-06 0.00000e+00 8.73658e-07 0.00000e+00 0.00000e+00	0.00000e+00 1.07279e-07 0.00000e+00 1.76100e-06 0.00000e+00 0.00000e+00	0.00000e+00 8.90225e-07 0.00000e+00 6.06710e-07 0.00000e+00 0.00000e+00	0.00000e+00 3.53875e-06 0.00000e+00 3.24137e-06 0.00000e+00 0.00000e+00	0.00% 52.19% 0.00% 47.81% 0.00% 0.00% 0.00%
pm	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
Subtotal Percentage	3.41490e-06 50.37%	1.86828e-06 27.56%	1.49693e-06 22.08%	6.78011e-06 100.00%	100.00%

B)AREA REPORT:

Generated by: Genus(TM) Synthesis Solution 20.11-s111 1

Nov 21 2023 05:24:11 pm PRBS Generated on:

Module:

Technology library: saed90nm_typ updated 30.Sep.2011
Operating conditions: _nominal_ (balanced_tree)

enclosed Wireload mode:

Area mode: timing library

Instance Module Cell Count Cell Area Net Area Total Area Wireload

46 840.499 0.000 840.499 <none> (D)

(D) = wireload is default in technology library

C) TIMIMG REPORT:

a) WITHOUT CONSTRAINS:

```
_____
 Generated by: Genus(TM) Synthesis Solution 20.11-s111_1
Generated on: Nov 21 2023 05:27:51 pm
Module: PRBS
Operating conditions: __nominal__ (balanced_tree)
Wireload mode: __enclosed
Area mode: timing library
_____
Path 1: MET (46 ps) Late External Delay Assertion at pin bit_error
         Group: Clock
     Startpoint: (R) Mon_bit_error_reg/CLK
Clock: (R) Clock
       Endpoint: (F) bit_error
         Clock: (R) Clock
                     Capture
                                   Launch
                                   0
       Clock Edge:+
                      1250
                        0
       Src Latency:+
       Net Latency:+
                          0 (I) 0 (I)
          Arrival:=
                      1250
      Output Delay:-
                        1000
     Required Time:=
                        250
      Launch Clock:-
                          0
        Data Path:-
                        204
            Slack:=
                          46
Exceptions/Constraints:
                                          constraints_top.sdc_5_line_5_1_1
                          1000
  output_delay
   Timing Point Flags Arc Edge Cell Fanout Load Trans Delay Arrival Instance
                                                            (fF) (ps) (ps) (ps) Location
 Mon_bit_error_reg/CLK - - R (arrival) 19 - 100
Mon_bit_error_reg/Q - CLK->Q F SDFFARX1 2 1.4 31
bit_error <<< - F (port) - - -
                                                                            0
                                                                            204
                                                                                     204
                                                                            0
                                                                                     204
```

b) WITH CONSTRAINS

```
_____
 Generated by: Genus(TM) Synthesis Solution 20.11-s111_1
Generated on: Nov 21 2023 05:31:06 pm
Module: DPRS
                              PRBS
  Operating conditions: _nominal_ (balanced_tree)
  Wireload mode: enclosed
  Area mode:
                             timing library
______
Path 1: MET (512 ps) Setup Check with Pin Mon_counter_reg[7]/CLK->D
           Group: Clock
     Startpoint: (R) Mon_counter_reg[0]/CLK
        Clock: (R) Clock
Endpoint: (R) Mon_counter_reg[7]/D
           Clock: (R) Clock
                        Capture
                                        Launch
         Clock Edge:+ 1250
       Net Latency:+ 0 (I)
Arrival:= 1250
                                              0 (I)
                              73
               Setup:-
                         1177
     Required Time:=
      Launch Clock:-
          Data Path:-
                             665
               Slack:=
                             512
#------
      Timing Point Flags Arc Edge Cell Fanout Load Trans Delay Arrival Instance
                                                                        (fF) (ps) (ps) (ps) Location
#-----
 Mon_counter_reg[0]/CLK - - R (arrival) 19 - 100 0
Mon_counter_reg[0]/Q - CLK->Q R DFFARX1 3 6.5 50 197
g508_7410/Q - IN1->Q R AND2X1 3 7.2 44 66
g498_9945/Q - IN1->Q R AND2X1 3 7.4 45 64
g495_4733/Q - IN1->Q R AND2X1 3 7.4 45 65
g489_7482/Q - IN1->Q R AND2X1 3 7.4 45 65
g483_1881/Q - IN1->Q R AND2X1 3 7.4 45 65
g483_1881/Q - IN1->Q R AND2X1 3 7.4 45 65
g469_7098/QN - IN2->QN F NAND2X1 3 6.5 42 63
g469_7098/QN - IN2->QN F NAND2X0 2 4.9 70 45
g463_1705/Q - IN2->Q F XOR2X1 1 2.1 34 76
g461_1617/QN - IN1->QN R NOR2X0 1 1.5 62 25
Mon_counter_reg[7]/D <<< - R DFFARX1 1 - - 0
                                                                                            0
                                                                                                      0
                                                                                                      197
                                                                                           66
                                                                                                      262
                                                                                                      327
                                                                                                      391
                                                                                                      456
                                                                                                      519
                                                                                                      564
                                                                                                      640
                                                                                                      665
```

11) NETLIST:


```
// Generated by Cadence Genus(TM) Synthesis Solution 20.11-s111 1
// Generated on: Nov 21 2023 17:28:44 IST (Nov 21 2023 11:58:44 UTC)
// Verification Directory fv/PRBS
module PRBS(Clock, Reset, lock, bit error);
 input Clock, Reset;
 output lock, bit error;
 wire Clock, Reset;
 wire lock, bit error;
 wire [7:0] Mon counter;
 wire [7:0] LFSR w;
 wire [7:0] Mon LFSR m;
 wire UNCONNECTED, UNCONNECTED1, UNCONNECTED1,
UNCONNECTED2,
    UNCONNECTED3, UNCONNECTED4, UNCONNECTED5,
UNCONNECTED6;
 wire UNCONNECTED7, UNCONNECTED8, UNCONNECTED9,
UNCONNECTED 10.
    UNCONNECTED11, UNCONNECTED12, UNCONNECTED13,
UNCONNECTED14;
 wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
 wire n 8, n 9, n 10, n 11, n 12, n 13, n 14, n 15;
 wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
 wire n 24, n 25, n 26, n 27, n 28, n 29;
 SDFFARX1 Mon_bit_error_reg(.RSTB (Reset), .CLK (Clock), .D
   (bit error), .SI (n 28), .SE (n 25), .Q (bit error), .QN
    (UNCONNECTED));
 DFFARX1 \Mon counter reg[5] (.RSTB (Reset), .CLK (Clock), .D (n 23),
    .Q (Mon_counter[5]), .QN (UNCONNECTED0));
 DFFARX1 \Mon counter reg[4] (.RSTB (Reset), .CLK (Clock), .D (n 27),
    .Q (Mon_counter[4]), .QN (UNCONNECTED1));
 DFFARX1 \Mon counter reg[2] (.RSTB (Reset), .CLK (Clock), .D (n 26),
    .Q (Mon_counter[2]), .QN (UNCONNECTED2));
 DFFARX1 \Mon counter reg[3] (.RSTB (Reset), .CLK (Clock), .D (n 29),
    .Q (Mon counter[3]), .QN (UNCONNECTED3));
 DFFARX1 \Mon counter reg[1] (.RSTB (Reset), .CLK (Clock), .D (n_20),
    .Q (Mon_counter[1]), .QN (UNCONNECTED4));
 DFFARX1 \Mon counter reg[6] (.RSTB (Reset), .CLK (Clock), .D (n_22),
    .Q (Mon counter[6]), .QN (UNCONNECTED5));
 DFFARX1 \Mon_counter_reg[7] (.RSTB (Reset), .CLK (Clock), .D (n_19),
   .Q (Mon_counter[7]), .QN (UNCONNECTED6));
```

```
DFFARX1 \Mon counter reg[0] (.RSTB (Reset), .CLK (Clock), .D (n_21),
  .Q (Mon_counter[0]), .QN (UNCONNECTED7));
NOR3X0 g479 2398(.IN1 (n 8), .IN2 (n 5), .IN3 (n 28), .QN (n 29));
NOR3X0 g480 5107(.IN1 (n 11), .IN2 (n 9), .IN3 (n 28), .QN (n 27));
NOR3X0 g482_6260(.IN1 (n_7), .IN2 (n_24), .IN3 (n_28), .QN (n_26));
NAND4X0 g474 4319(.IN1 (n 24), .IN2 (n 28), .IN3 (n 3), .IN4 (n 1),
   .QN (n 25));
NOR3X0 g468 8428(.IN1 (n 15), .IN2 (n 12), .IN3 (n 28), .QN (n 23));
NOR2X0 g464 5526(.IN1 (n 16), .IN2 (n 28), .QN (n 22));
NOR2X0 g476 6783(.IN1 (n 28), .IN2 (Mon counter[0]), .QN (n 21));
NOR3X0 g481 3680(.IN1 (n 28), .IN2 (n 4), .IN3 (n 0), .QN (n 20));
NOR2X0 g461__1617(.IN1 (n_17), .IN2 (n_28), .QN (n_19));
DFFARX1 Mon lock reg(.RSTB (Reset), .CLK (Clock), .D (n 18), .Q
   (lock), .QN (UNCONNECTED8));
SDFFARX1 \Gen_LFSR_reg[0] (.RSTB (Reset), .CLK (Clock), .D (n_10),
  .SI (LFSR_w[3]), .SE (LFSR_w[7]), .Q (LFSR_w[0]), .QN
   (UNCONNECTED9));
INVX0 g485(.INP (n_18), .ZN (n_28));
XNOR2X1 g486 2802(.IN1 (Mon LFSR m[0]), .IN2 (LFSR w[0]), .Q (n 18));
DFFARX1 \Gen_LFSR_reg[7] (.RSTB (Reset), .CLK (Clock), .D
  (LFSR w[6]), .Q (LFSR w[7]), .QN (UNCONNECTED10));
XOR2X1 g463 1705(.IN1 (Mon counter[7]), .IN2 (n 14), .Q (n 17));
DFFARX1 \Mon LFSR m reg[0] (.RSTB (Reset), .CLK (Clock), .D (n 13),
  .Q (Mon LFSR m[0]). .QN (UNCONNECTED11));
OAI21X1 g466__5122(.IN1 (Mon_counter[6]), .IN2 (n_15), .IN3 (n_14),
   .QN (n 16));
DFFARX1 \Gen LFSR reg[6] (.RSTB (Reset), .CLK (Clock), .D
  (LFSR w[5]), .Q (LFSR w[6]), .QN (UNCONNECTED12));
XNOR3X1 g491 8246(.IN1 (LFSR w[1]), .IN2 (LFSR w[2]), .IN3
  (LFSR_w[3]), Q (n_13);
NAND2X0 g469__7098(.IN1 (Mon_counter[6]), .IN2 (n_15), .QN (n_14));
DFFARX1 \Gen LFSR reg[5] (.RSTB (Reset), .CLK (Clock), .D
  (LFSR w[4]), .Q (LFSR w[5]), .QN (UNCONNECTED13));
DFFARX1 \Gen LFSR reg[4] (.RSTB (Reset), .CLK (Clock), .D
  (LFSR w[3]), .Q (LFSR w[4]), .QN (UNCONNECTED14));
NOR2X0 g477_6131(.IN1 (n_11), .IN2 (Mon_counter[5]), .QN (n_12));
AND2X1 g483 1881(.IN1 (n 11), .IN2 (Mon counter[5]), .Q (n 15));
NOR2X0 g488_5115(.IN1 (n_8), .IN2 (Mon_counter[4]), .QN (n_9));
AND2X1 g489_7482(.IN1 (n_8), .IN2 (Mon_counter[4]), .Q (n_11));
DFFARX1 \Gen_LFSR_reg[3] (.RSTB (Reset), .CLK (Clock), .D (n_6), .Q
  (LFSR w[3]), .QN (n 10));
AND2X1 g495_4733(.IN1 (n_7), .IN2 (Mon_counter[3]), .Q (n_8));
NOR2X0 g494__6161(.IN1 (n_7), .IN2 (Mon_counter[3]), .QN (n_5));
DFFARX1 \Gen_LFSR_reg[2] (.RSTB (Reset), .CLK (Clock), .D (n_2), .Q
   (n 6), .QN (LFSR w[2]));
```

```
NOR2X0 g497__9315(.IN1 (n_4), .IN2 (Mon_counter[2]), .QN (n_24));
AND2X1 g498__9945(.IN1 (n_4), .IN2 (Mon_counter[2]), .Q (n_7));
NOR3X0 g503__2883(.IN1 (Mon_counter[3]), .IN2 (Mon_counter[4]), .IN3 (Mon_counter[7]), .QN (n_3));
NOR2X0 g505__2346(.IN1 (Mon_counter[5]), .IN2 (Mon_counter[6]), .QN (n_1));
DFFARX1 \Gen_LFSR_reg[1] (.RSTB (Reset), .CLK (Clock), .D (LFSR_w[0]), .Q (n_2), .QN (LFSR_w[1]));
NOR2X0 g507__1666(.IN1 (Mon_counter[0]), .IN2 (Mon_counter[1]), .QN (n_0));
AND2X1 g508__7410(.IN1 (Mon_counter[0]), .IN2 (Mon_counter[1]), .Q (n_4));
endmodule
```

<u>12)</u> RUN.tcl

```
set_db init_lib_search_path /home/install/FOUNDRY/digital/45nm/LIBS/lib/max/
set db lef library /home/install/FOUNDRY/digital/45nm/LIBS/lef/gsclib045.fixed.lef
set_db library slow.lib
read_hdl {./prbs.v}
elaborate
read sdc ./constraints top.sdc
#set attribute syn generic effort medium
#set attribute syn map effort medium
#set_attribute syn_opt_effort medium
syn generic
syn map
syn_opt
write hdl > fib1 netlist.v
write_sdc > fib1_tool.sdc
gui show
report timing > fib1 timing.rpt
report power > fib1 power.rpt
report area > fib1 cell.rpt
report gates > fib1_gates.rpt
```



13) CONCLUSION:

We have successfully implemented the given problem statement, Pseudo random binary sequence using Linear feedback shift register, and implemented simulation and synthesis with the tools available in Cadence

14) BIBLIOGRAPHY:

- https://www.analog.com/en/design-notes/random-number-generation-using-lfsr.html
- https://core.ac.uk/download/pdf/53186864.pdf