

## CBS-2

### Implement controller for a Traffic light system

```
1  -- TRAFFIC LIGHTS CONTROLLER
2
3  library IEEE;
4  use IEEE.STD_LOGIC_1164.all;
5  use IEEE.STD_LOGIC_unsigned.all;
6
7  entity traffic is
8      port(
9          clk : in STD_LOGIC;
10         -- red1 represents red light of 1st traffic light and similarly
11         other lights are represented
12         red1 : out STD_LOGIC;
13         yellow1 : out STD_LOGIC;
14         green1 : out STD_LOGIC;
15         red2 : out STD_LOGIC;
16         yellow2 : out STD_LOGIC;
17         green2 : out STD_LOGIC;
18         red3 : out STD_LOGIC;
19         yellow3 : out STD_LOGIC;
20         green3 : out STD_LOGIC;
21         red4 : out STD_LOGIC;
22         yellow4 : out STD_LOGIC;
23         green4 : out STD_LOGIC
24     );
25 end entity traffic;
26
27 architecture trafficA of traffic is
28     type state_type is (s0, s1, s2, s3, s4, s5,s6,s7); -- defined state
29     for each combination possible
30     signal state : state_type := s0; -- initial state is
31     s0
32     signal count : integer := 0; -- represents time
33     signal lights: std_logic_vector(11 downto 0); -- a vector that
34     represents a state
35 begin
36     STATEpro : process(state)
37     begin
38         case state is
39             when s0 => lights <= "001100100100";
40             when s1 => lights <= "010100100100";
41             when s2 => lights <= "100001100100";
42             when s3 => lights <= "100010100100";
43             when s4 => lights <= "100100001100";
44             when s5 => lights <= "100100010100";
45             when s6 => lights <= "100100100001";
46             when s7 => lights <= "100100100010";
47             when others => lights <= lights;
48         end case;
49     end process;
50
51     LT : process(clk)
52     begin
53         case count is
54             when 0 => state <= s0; count <= count + 1;
55             when 20 => state <= s1; count <= count + 1; -- 1st
56             green ends
57         end case;
58     end process;
59 end architecture trafficA;
```

```
53         when 25 => state <= s2; count <= count + 1;           -- 1st
    yellow ends
54         when 45 => state <= s3; count <= count + 1;           -- 2nd
    green ends
55         when 50 => state <= s4; count <= count + 1;           -- 2nd
    yellow ends
56         when 70 => state <= s5; count <= count + 1;           -- 3rd
    green ends
57         when 75 => state <= s6; count <= count + 1;           -- 3rd
    yellow ends
58         when 95 => state <= s7; count <= count + 1;           -- 4th
    green ends
59         when 100 => count <= 0;                                -- 4th
    yellow ends
60         when others => count <= count + 1;
61     end case;
62
63     -- Each bit of state vector represents state of each light i.e. 0
    or 1
64
65     green4 <= lights(0);
66     yellow4 <= lights(1);
67     red4 <= lights(2);
68     green3 <= lights(3);
69     yellow3 <= lights(4);
70     red3 <= lights(5);
71     green2 <= lights(6);
72     yellow2 <= lights(7);
73     red2 <= lights(8);
74     green1 <= lights(9);
75     yellow1 <= lights(10);
76     red1 <= lights(11);
77     end process;
78     -- green4 is represented by last bit i.e. 0th bit ( LSB ) and red1
    is represented by first bit i.e. 11th bit ( MSB )
79
80 end architecture trafficA;
81
```

