CBS-2

Implement controller for a Traffic light system

```
-- TRAFFIC LIGHTS CONTROLLER
3
    library IEEE;
    use IEEE.STD LOGIC 1164.all;
5
    use IEEE.STD LOGIC unsigned.all;
6
7
    entity traffic is
8
        port(
9
            clk : in STD LOGIC;
10
            -- red1 represents red light of 1st traffic light and similarily
    other lights are represented
11
            red1 : out STD_LOGIC;
12
            yellow1 : out STD LOGIC;
13
            green1 : out STD LOGIC;
14
            red2 : out STD_LOGIC;
15
            yellow2 : out STD_LOGIC;
            green2 : out STD LOGIC;
16
17
           red3 : out STD_LOGIC;
18
           yellow3 : out STD_LOGIC;
19
            green3 : out STD_LOGIC;
20
           red4 : out STD LOGIC;
21
            yellow4 : out STD LOGIC;
22
            green4 : out STD_LOGIC
23
             );
24 end entity traffic;
25
26 architecture trafficA of traffic is
27 type state type is (s0, s1, s2, s3, s4, s5,s6,s7); -- defined state
    for each combination possible
28 signal state : state type := s0;
                                                             -- initial state is
29 signal count : integer := 0;
                                                             -- represents time
            signal lights: std logic vector(11 downto 0); -- a vector that
    represents a state
31 begin
32
        STATEpro : process(state)
33
            begin
34
                case state is
35
                    when s0 => lights <= "001100100100";
36
                    when s1 => lights <= "010100100100";
37
                    when s2 => lights <= "100001100100";
38
                    when s3 => lights <= "100010100100";
39
                    when s4 => lights <= "100100001100";</pre>
40
                    when s5 => lights <= "100100010100";
41
                    when s6 => lights <= "100100100001";
42
                    when s7 => lights <= "100100100010";
43
                    when others => lights <= lights;
44
                end case;
45
           end process;
46
47
        LT : process(clk)
48
             begin
49
50
            case count is
51
                when \theta => state <= s\theta; count <= count + 1;
52
                when 20 => state <= s1; count <= count + 1; -- 1st
    green ends
```

File: C:/my designs/casestudy/trafficsignal/src/traficsignalfsm.vhd

```
53
                 when 25 => state <= s2; count <= count + 1;
                                                                          -- 1st
    yellow ends
54
                 when 45 => state <= s3; count <= count + 1;
                                                                          -- 2nd
    green ends
                                                                          -- 2nd
55
                 when 50 => state <= s4; count <= count + 1;
    yellow ends
                 when 70 => state <= s5; count <= count + 1;
56
                                                                          -- 3rd
    green ends
57
                 when 75 => state <= s6; count <= count + 1;
                                                                          -- 3rd
    yellow ends
58
                 when 95 => state <= s7; count <= count + 1;
                                                                          -- 4th
    green ends
                 when 100 \Rightarrow count <= 0;
59
                                                                           -- 4th
    yellow ends
60
                 when others => count <= count + 1;
61
             end case;
62
63
             -- Each bit of state vector represents state of each light i.e. 0
    or 1
64
65
             green4 <= lights(0);</pre>
66
             yellow4 <= lights(1);</pre>
             red4 <= lights(2);</pre>
67
68
             green3 <= lights(3);</pre>
             yellow3 <= lights(4);</pre>
69
70
             red3 <= lights(5);</pre>
71
             green2 <= lights(6);</pre>
72
             yellow2 <= lights(7);</pre>
73
             red2 <= lights(8);</pre>
74
             green1 <= lights(9);</pre>
75
             yellow1 <= lights(10);</pre>
76
             red1 <= lights(11);</pre>
77
             end process;
78
             -- green4 is represented by last bit i.e. Oth bit ( LSB ) and red1
    is represented by first bit i.e. 11th bit ( MSB )
79
80 end architecture trafficA;
81
```

