## Full Subtractor Using Half Subtractor

```
library IEEE;
   Use IEEE. STD_LOGIC_1164.all;
2
   entity full_sub IS
   port (a,b,bin :in STD_LOGIC;
5
         dif,bout : out STD_LOGIC);
6
   end full sub;
7
   architecture FS_arch of full_sub is
8
   component half_sub is
   9
10
11 end component;
12 component or_gate is
13 port (p1,q1 :in STD_LOGIC;
         r1: out STD_LOGIC);
15 end component;
16 signal d1,b1,b2 : STD_LOGIC;
17 begin
18
    w1: half_sub port map (a,b,d1,b1);
19
    w2: half_sub port map (d1,bin,dif,b2);
20
    w3: or gate port map (b1,b2,bout);
21 end FS_arch;
```

- 1 -

