

# 2 input AND gate

```
Library IEEE;
1
3
   use IEEE.std_logic_1164.all;
5
6
7
  entity andgate is
8
        port(a,b : in bit;
9
            c : out bit );
10
11
12
   end andgate;
13
14
15 architecture andLogic of andgate is
16
17
        begin
18
19
            c <= a AND b;
20
21
   end andLogic;
```




# 3 input OR gate.

```
Library IEEE;
1
3
    use IEEE.std_logic_1164.all;
5
6
7
  entity orgate is
8
        port(a,b,c : in bit;
9
            y : out bit );
10
11
12
    end orgate;
13
14
15 architecture orLogic of orgate is
16
17
        begin
18
19
            y \le a \ OR \ b \ OR \ c;
20
21
   end orLogic;
22
```




# 1 input NOT gate.

```
Library IEEE;
1
3
   use IEEE.std_logic_1164.all;
5
6
7
  entity notgate is
8
        port(a: in bit;
9
             y : out bit );
10
11
12
    end notgate;
13
14
15 architecture notLogic of notgate is
16
17
        begin
18
19
            y \le NOT a;
20
21
22 end notLogic;
23
```




# 3 input NAND gate.

```
Library IEEE;
1
    use IEEE.std_logic_1164.all;
3
4
5
6
7
   entity nandgate is
8
        port(a,b,c : in bit;
9
            y : out bit );
10
11
12
    end nandgate;
13
14
15 architecture nandLogic of nandgate is
16
17
        begin
18
19
            y <= (a nand b) nand c;
20
21
   end nandLogic;
22
```




# 3 input NOR gate.

```
Library IEEE;
1
3
   use IEEE.std_logic_1164.all;
5
   entity norgate is
6
7
        port(a,b,c : in bit;
8
9
            y : out bit );
10
11
12
    end norgate;
13
14
15 architecture norLogic of norgate is
16
17
        begin
18
19
            y <= (a nor b) nor c;
20
21
   end norLogic;
22
```



# 3 input XOR gate

```
Library IEEE;
1
2
3
    use IEEE.std_logic_1164.all;
5
6
7
   entity exorgate is
        port(a,b,c : in bit;
8
9
            y : out bit );
10
11
12
    end exorgate;
13
14
15 architecture exorLogic of exorgate is
16
17
        begin
18
19
            y <= a xor b xor c;
20
   end exorLogic;
21
22
```



# 2 input XNOR gate

```
Library IEEE;
1
2
3
   use IEEE.std_logic_1164.all;
5
6
7
  entity exnorgate is
8
        port(a,b : in bit;
9
            y : out bit );
10
11
12
   end exnorgate;
13
14
15 architecture exnorLogic of exnorgate is
16
17
        begin
18
19
            y <= a xnor b;
20
   end exnorLogic;
21
22
```

