1:4 DE-MUX

```
1
    library IEEE;
2
    use IEEE.STD LOGIC 1164.all;
3
4
    entity demux 1to4 is
5
    port(
6
7
     F : in STD LOGIC;
8
     S0,S1: in STD LOGIC;
9
     A,B,C,D: out STD_LOGIC
   );
10
11 end demux_1to4;
12
13 architecture bhv of demux_1to4 is
14 begin
15 process (F,S0,S1) is
16 begin
17
    if (S0 = '0') and S1 = '0') then
18
     A <= F;
     B <= '0';
19
20
    C <= '0';
     D <= '0';
21
22
23
    elsif (S0 = '1' and S1 = '0') then
24
     B <= F;
    A <= ¹ 0 ¹ ;
25
     C <= '0';
26
27
     D <= '0';
28
29
     elsif (S0 = ^{\circ}0^{\circ} and S1 = ^{\circ}1^{\circ}) then
30
    C <= F;
    A <= '0';
31
     B <= '0';
32
     D <= '0';
33
34
35
     else
36
    D <= F;
37
    A <= '0';
38
   B <= '0';
    C <= '0';
39
40
    end if;
41
42 end process;
43 end bhv;
44
```

- 1 -

