4:1 MUX

```
1
    library IEEE;
2
    use IEEE.STD LOGIC 1164.all;
3
4
    entity mux_4tol is
5
     port(
6
          A,B,C,D : in STD_LOGIC;
7
          S0,S1: in STD_LOGIC;
8
          Z: out STD_LOGIC);
9
    end mux_4to1;
10
11 architecture MUX of mux_4tol is
12 begin
13 process (A,B,C,D,S0,S1) is
14 begin
      if (S0 = '0') and S1 = '0') then
15
16
           Z \leq A;
      elsif (S0 = ^{1}' and S1 = ^{0}') then
17
18
           Z \leq B;
      elsif (S0 = ^{\circ}0^{\circ} and S1 = ^{\circ}1^{\circ}) then
19
20
           Z <= C;
21
      else
           Z \leq D;
22
23
      end if;
24 end process;
25 end MUX;
26
```

