
data_in[7:0]
data_in_IBUF[0]_inst
data_in_IBUF[1]_inst
data_in_IBUF[2]_inst
data_in_IBUF[3]_inst
data_in_IBUF[4]_inst
data_in_IBUF[5]_inst
data_in_IBUF[6]_inst
data_in_IBUF[7]_inst
IBUF
rdy_clr
rdy_clr_IBUF_inst
clk
clk_IBUF_inst
CE
clk_IBUF_BUFG_inst
BUFGCE
rst
rst_IBUF_inst
baud
Baud_gen
wr_en
wr_en_IBUF_inst
RX
CLK
rdy_clr_IBUF
rst_IBUF
temp_reg[7]_0
temp_reg[7]_1
tx
O
data_out_reg[7]_0[7:0]
rdy_OBUF
uart_rx
TX
D[7:0]
busy_OBUF
tx_reg_0
tx_reg_1
wr_en_IBUF
uart_tx
busy_OBUF_inst
OBUF
busy
rdy_OBUF_inst
rdy
data_out_OBUF[0]_inst
data_out_OBUF[1]_inst
data_out_OBUF[2]_inst
data_out_OBUF[3]_inst
data_out_OBUF[4]_inst
data_out_OBUF[5]_inst
data_out_OBUF[6]_inst
data_out_OBUF[7]_inst
data_out[7:0]