

# TEEDA HEMANTH KUMAR

📞 +91 7095979074

✉️ hemanthkumar199925@gmail.com

LinkedIn teeda-hemanth-kumar

Github HemanthK-Git

## EDUCATION

<b>Master of Technology in VLSI Design, IIT Jammu</b>	<b>Expected 2026</b>
CGPA: 8.02/10	J&K, India
<b>Bachelor of Electronics and Communication Engineering, Andhra University</b>	<b>2019 - 2023</b>
CGPA: 8.23/10	AP, India
<b>Intermediate (MPC), Sri Chaitanya Junior College</b>	<b>2016 - 2018</b>
CGPA: 95.4%	AP, India
<b>SSC, Ravindra Bharathi School</b>	<b>2015 - 2016</b>
CGPA: 9.7/10	AP, India

## PROJECTS

<b>Five-Stage Pipelined RISC-V RV32I Processor - Thesis</b> ( <a href="#">GitHub Link</a> )	<b>July 2025 - May 2026</b>
• Designed and implemented a <b>5 stage pipelined RISC-V RV32I processor</b> in Verilog HDL with full hazard detection and forwarding logic, and validated <b>100% functional correctness</b> at <b>60 MHz</b> using C based instruction tests, RISC-V toolchain hex generation, and waveform simulation analysis.	
<b>RTL-GDSII of 3×3 Systolic Array for Matrix Multiplication</b> ( <a href="#">GitHub Link</a> )	<b>May 2025</b>
• Designed a <b>3×3 systolic array</b> in Verilog HDL for high-throughput matrix multiplication using parallel data flow between processing elements and completed full RTL to GDSII implementation in Cadence Genus & Innovus, achieving timing closure at <b>100 MHz, 72% utilization</b> , and <b>0 ns WNS</b> on the SCL 180 nm PDK.	
<b>Basic FIFO Verification in SystemVerilog</b> ( <a href="#">GitHub Link</a> )	<b>July 2025 - May 2026</b>
• Created a basic <b>FIFO</b> verification environment in SystemVerilog using driver, monitor, and scoreboard components, and achieved <b>95% functional coverage</b> with <b>zero errors</b> using assertions and randomized test stimulus.	

## SKILLS

<b>Programming Languages:</b>	C, Python (Basics), Linux Shell (Basics).
<b>Hardware Description &amp; Scripting Languages:</b>	Verilog HDL, SystemVerilog (Basics), TCL.
<b>EDA Tools:</b>	Xilinx Vivado, Cadence Genus, Cadence Innovus, Cadence Virtuoso, and Cadence NCLaunch.
<b>Protocols:</b>	UART.
<b>Soft Skills:</b>	Team Collaboration, Technical Documentation, Time Management, Presentation Skills.

## POSITIONS OF RESPONSIBILITY

- Managed and maintained the student branch website, conducted technical workshops and webinars, and coordinated digital outreach and communication as **WebMaster** at **IEEE CASS SBC, IIT Jammu**.
- Represented the NGO initiatives on campus, led awareness drives, organized outreach activities and facilitated volunteer engagement as as **College Ambassador, Humanity Uplifting Mankind NGO**.
- Served as **School Leader** at **Ravindra Bharathi School**, facilitating student participation in school events, organizing extracurricular activities, and maintaining effective communication between students and faculty.

## ACHIEVEMENTS

- Represented IIT Jammu at **Inter-IIT Tech Meet 14.0**, securing **7th** place among **23 IITs**, contributing as a **Physical Design** ranked 1st and mentored RTL team ranked 2nd in scoring for the project **ISRO PS-39**.
- As **Webmaster**, facilitated a successful collaboration between **IEEE IISc Bangalore** and **IEEE CASS SBC IIT Jammu** by supervising the technical plans and coordinating all organizational aspects of the joint event.