

### Problem statement:

If C=00, Take A as single-bit input serially and output into registers parallelly  
C=01, Take B[0:3] input parallelly and output into a register serially  
C=10, Take B[0:3] input parallelly and output into registers parallelly  
C=11, NOP

### Assumptions and given:

- A is a single bit and B is 4-bit wide.
- The design has a synchronous clock and synchronous reset.
- The inputs and outputs should be registered.
- For C=00, we are considering 4 bit output so after 4 clock cycles 4 single bits from input will be parallelly displayed in the output.

### Specifications of the design:

- The design should have multiple functionalities *serial in-parallel out, parallel in-serial out, parallel in-parallel out*.
- These functionalities should be selected by a control signal named 'C' which is of 2 bits. The last operation/final operation is NOP(nothing happens when C=11).
- If C = 00, serial in-parallel out is selected in which A is taken as single bit input serially and X[0:3] is labeled and taken as output so it takes 4 clock cycles to get a 4 bit parallel output.
- C = 01, parallel in-serial out is selected
- Finally if C =10, parallel in-parallel out is selected which has a parallel input of B[0:3] and output is labeled and given by Z[0:3].
- The design should have a positive edge triggered clock and synchronous reset. So when the reset == 1 when the the selected design's output should be 0.
- So in the above design A, B, C are inputs and X, Y, Z are outputs. These should be registered as in they should be passed through the registers. Apart the normal inputs there is 'loadinputs' which basically loads the inputs to reg so this should be set 1 in the test bench.
- The design used *90nm technology*.
- Constraints are taken in three different variations which is given in synthesis.

### Simulation and Coverage analysis:

Verilog code:

---

```
module SerialParallel(clk, rst,loadinputs,C, A, B, X, Y, Z);
input clk,rst;
input [1:0] C;
input A;
input loadinputs; //To load inputs to registers
input [3:0] B;
```

```

reg [1:0] Creg; //Registers to which inputs are loaded
reg Areg;      //Registers to which inputs are loaded
reg [3:0] Breg; //Registers to which inputs are loaded
output reg [3:0] X;
output reg [3:0] Z;
output reg Y;
//Synchronous clk and reset
always @(posedge clk)
begin
    if(rst) //checking if reset == 1
    begin
        X <= 4'b0000; //setting all the outputs to zeros
        Z <= 4'b0000;
        Y <= 1'b0;
    end
    if(loadinputs) //Loading inputs to registers.
    begin
        Breg [3:0] <= B [3:0];
        Creg[1:0] <= C[1:0];
        Areg <= A;
    end
    case(Creg)
        2'b00:
            begin
                X[0] <= Areg;
                X[1] <= X[0];
                X[2] <= X[1];
                X[3] <= X[2];
            end
        2'b01:
            begin
                Y <= Breg[3];
                Breg[3] <= Breg[2];
                Breg[2] <= Breg[1];
                Breg[1] <= Breg[0];
            end
        2'b10:
            begin
                Z[3] <= Breg[3];
                Z[2] <= Breg[2];
                Z[1] <= Breg[1];
            end
    endcase
end

```

```

                                Z[0] <= Breg[0];
                                end
                                2'b11: $display("No operation");
                                endcase
                                end
                                endmodule

```

---

*Test benches 1:*

---

```

module test_SP;
// Inputs
reg clk;
reg rst;
reg loadinputs;
reg [1:0] C;
reg A;
reg [3:0] B;

// Outputs
wire [3:0] X;
wire Y;
wire [3:0] Z;

// Instantiate the Design Under Test
SerialParallel uut (
    .clk(clk),
    .rst(rst),
    .loadinputs(loadinputs),
    .C(C),
    .A(A),
    .B(B),
    .X(X),
    .Y(Y),
    .Z(Z)
);

initial begin
    // Initialize Inputs
    clk = 0;
    rst = 0;
    loadinputs = 1;
    C = 0;
    A = 0;
    B = 0;
    #100;

```

```

end
initial
begin
    C = 00;
    #80 C = 01;
    B = 4'b1100;
    #80 C = 10;
    B = 4'b1010;
    #50 C = 11;
    #50 rst = 1;
end
always #20 A = ~A;
always #10 clk = ~clk;
initial
#1000 $finish;
endmodule

```

---

*Test benches 2:*

---

```

module test_SP;

// Inputs
reg clk;
reg rst;
reg loadinputs;
reg [1:0] C;
reg A;
reg [3:0] B;

// Outputs
wire [3:0] X;
wire Y;
wire [3:0] Z;

// Instantiate the Unit Under Test (UUT)
SerialParallel uut (
    .clk(clk),
    .rst(rst),
    .loadinputs(loadinputs),
    .C(C),
    .A(A),
    .B(B),

```

```

        .X(X),
        .Y(Y),
        .Z(Z)
    );

    initial begin
        // Initialize Inputs
        clk = 0;
        rst = 0;
        loadinputs = 1;
        C = 0;
        A = 1;
        B = 0;

        // Wait 100 ns for global reset to finish
        #100;

        // Add stimulus here

    end
    initial
    begin
        C = 00;
        #80 C = 01;
        B = 4'b1001;
        #80 C = 10;
        B = 4'b1110;
        #50 rst = 1;
    end
    always #20 A = ~A;
    always #10 clk = ~clk;
    initial
    #1000 $finish;
endmodule

```

*Test benches 3:*

---

```

module test_SP;
// Inputs
reg clk;
reg rst;
reg loadinputs;
reg [1:0] C;
reg A;
reg [3:0] B;

// Outputs
wire [3:0] X;

```

```

wire Y;
wire [3:0] Z;

// Instantiate the Design Under Test
SerialParallel uut (
    .clk(clk),
    .rst(rst),
    .loadinputs(loadinputs),
    .C(C),
    .A(A),
    .B(B),
    .X(X),
    .Y(Y),
    .Z(Z)
);

initial begin
    // Initialize Inputs
    clk = 0;
    rst = 0;
    loadinputs = 1;
    C = 0;
    A = 0;
    B = 0;
    #100;

end
initial
begin
    C = 00;
    #80 C = 01;
    B = 4'b0111;
    #80 C = 10;
    B = 4'b1011;

end
always #20 A = ~A;
always #10 clk = ~clk;
initial
#1000 $finish;
endmodule


```

---


*Simulation Results and analysis:* I used VCS for simulation of my design which is a Synopsis tools for the above three test benches. The results of the above test benches are as follows:

Test bench 1: In this test bench, we had A toggling from 0 to 1 at a frequency of 20ns and a clock which is operating at 10ns. Initially, C = 00 for 80ns i.e 4 clock cycles(to transfer 4 bits to output). Hence after 4 cycles 0101 should be in the output and later on after rst ==1 it should be 0. We can see 5 i.e 0101 and 0 when rst == 1 in the A waveform. Similarly for next 80ns C = 01 for parallel input to serial output which takes 4 clock cycles. For this interval B = 4'b1100 hence the Y waveform is 1100 and later on after rst Y = 0. C = 10 takes only one clock cycles to transfer the bits. Since B = 4'b1010 it got directly reflected into Z waveform and it is 0 when rst ==1. The last case does nothing. And this test bench has 100% code coverage since it covers all the case statements 00 to 11 with rst == 0 and 1 at different intervals of clock(In a way it covers all the RTL statements in the code).

### Waveforms:




### Coverage:



Test bench 2: This test bench has few changes. The data the is being transferred it different in this case. For case C=01 and 10, values of B are 1001, 1110 respectively. And the values of A in initialize as 1 so 1010 is reflected in X rather than 0101. It doesn't cover the last case so it got only 97.7 coverage.

Waveforms:



Coverage:


Hierarchy	Type	Name	Score	Line
<Design Hierar...>		test_SP	97.78%	97.78%
test_SP (test_SP) Module				
<Function Grou...>				
<Module List>				

CoverageTable.1 - <D...




Test Bench 3: Similar to test bench 2, there are minor changes like different inputs for C = 01 and 10. The rst is not applied here. It has a code coverage of 90.7%

Waveforms:



Coverage:



Commands used for VCS:

For simulation: vcs -v -R test\_SP.v SerialParallel.v -full64 -debug\_all  
./simv -gui  
For coverage: vcs -v -R test\_SP.v SerialParallel.v -full64 -cm line  
./simv -cm line  
dve -covdir simv.vdb/ -full64

**Synthesis:** I used Design compiler for Synthesis of the design. DC is a Synopsis tool. It uses 90nm technology as it's set up. First, area is minimized making timing constraints relaxed. All the results are compared between the area, slack and the power.

Constraints 1:  
*Minimum Area*

#####

# Created by write\_sdc on Sat Oct 21 23:47:06 2016

#####

set\_sdc\_version 2.0

set\_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA

set\_max\_area 717

set\_max\_fanout 10 [current\_design]

create\_clock [get\_ports clk] -period 10 -waveform {2 3}

set\_clock\_transition -max -rise 0.1 [get\_clocks clk]

set\_clock\_transition -max -fall 0.1 [get\_clocks clk]

set\_clock\_transition -min -rise 0.1 [get\_clocks clk]

set\_clock\_transition -min -fall 0.1 [get\_clocks clk]

set\_input\_delay -clock clk -max 0.01 [get\_ports rst]

set\_output\_delay -clock clk -max 0.01 [get\_ports Y]

set\_clock\_uncertainty 0.01 [get\_ports clk]



The screenshot displays the 'Design Vision - TopLevel.1 (SerialParallel)' window. The main pane shows a summary of power analysis results:

- Cell Internal Power = 5.7819 uW (88%)
- Net Switching Power = 766.3432 nW (12%)
- Total Dynamic Power = 6.5483 uW (100%)
- Cell Leakage Power = 11.2099 uW

Below this, a detailed table breaks down the power by group:

Power Group	Internal Power	Switching Power	Leakage Power	Total Power	( % )	Attrs
io_pad	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
memory	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
black_box	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
clock_network	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
register	4.4401	0.2014	7.2316e+06	11.8731	( 66.86%)	
sequential	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
combinational	1.3418	0.5649	3.9783e+06	5.8850	( 33.14%)	
Total	5.7819 uW	0.7663 uW	1.1210e+07 pW	17.7581 uW		

Below the table, it says '\*\*\*\* End Of Report \*\*\*\*'. At the bottom, there are tabs for 'Log' and 'History', and a 'dc\_shell>' prompt.



The above results are when the timing constraints are relaxed so the total area that is coming out to be is approx 716. As the timing constraints are relaxed, kept the values normal. The slack is positive and around 9. And the power is 17.5uW. The netlist is saved as 'netlist1.v'.

Constraints 2:

*Best timing*

#####

# Created by write\_sdc on Fri Oct 21 17:26:38 2016

#####

set\_sdc\_version 2.0

set\_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA

set\_max\_fanout 10 [current\_design]

create\_clock [get\_ports clk] -period 10 -waveform {2 3}

set\_clock\_transition -max -rise 0.2 [get\_clocks clk]

set\_clock\_transition -min -rise 0.2 [get\_clocks clk]


set\_clock\_transition -max -fall 0.3 [get\_clocks clk]

set\_clock\_transition -min -fall 0.3 [get\_clocks clk]

set\_input\_delay -clock clk -max 6 [get\_ports rst]

set\_output\_delay -clock clk -max 10 [get\_ports Y]

set\_clock\_uncertainty 0.03 [get\_ports clk]



Design Vision - TopLevel.1 (SerialParallel) - [Report.5 - Area]

File Edit View Select Highlight List Hierarchy Design Attributes Schematic Timing Test Power AnalyzeRTL Window Help

SerialParallel

Hier.1 Report.1 Report.2 Report.3 Report.4 Report.5

Startpoint: Y\_reg (rising edge-triggered flip-flop clocked by clk)  
Endpoint: Y (output port clocked by clk)  
Path Group: clk  
Path Type: max

Des/Clust/Port	Wire Load Model	Library
SerialParallel	8000	saed90nm_typ_ht

Point	Incr	Path
-----		
clock clk (rise edge)	2.00	2.00
clock network delay (ideal)	0.00	2.00
Y_reg/CLK (DFFX1)	0.00	2.00 r
Y_reg/Q (DFFX1)	0.32	2.32 f
Y (out)	0.00	2.32 f
data arrival time		2.32
-----		
clock clk (rise edge)	12.00	12.00
clock network delay (ideal)	0.00	12.00
output external delay	-10.00	2.00
data required time		2.00
-----		
data required time		2.00
data arrival time		-2.32
-----		
slack (VIOLATED)		-0.32

1  
dc\_shell>

Log History

dc\_shell>

Ready

Applications Places System en iitd Sat Oct 22, 11:37 PM

Design Vision - TopLevel.1 (SerialParallel) - [Report.5 - Area]

Library(s) Used:  
saed90nm typ ht (File: /home/iitd/Documents/hemanth vdf/saed90nm typ ht.db)

Number of ports: 19  
 Number of nets: 60  
 Number of cells: 47  
 Number of combinational cells: 31  
 Number of sequential cells: 16  
 Number of macros/black boxes: 0  
 Number of buf/inv: 5  
 Number of references: 10

Combinational area: 393.206396  
 Buf/Inv area: 27.648001  
 Noncombinational area: 398.131195  
 Macro/Black Box area: 0.000000  
 Net Interconnect area: 27.176444

Total cell area: 701.337591  
 Total area: 728.514035

\*\*\*\*\* End Of Report \*\*\*\*\*

Report.1

Number of buf/inv: 5  
 Number of references: 10

Combinational area: 393.206396  
 Buf/Inv area: 27.648001  
 Noncombinational area: 398.131195  
 Macro/Black Box area: 0.000000  
 Net Interconnect area: 27.176444

Total cell area: 701.337591  
 Total area: 728.514035

dc\_shell>

Report.5

Cell Internal Power = 5.9675 uW (88%)  
 Net Switching Power = 823.4398 nW (12%)  
 Total Dynamic Power = 6.7910 uW (100%)  
 Cell Leakage Power = 11.4403 uW

Power Group	Internal Power	Switching Power	Leakage Power	Total Power	( % )	Attrs
io_pad	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
memory	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
black_box	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
clock_network	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
register	4.5431	0.2025	7.2346e+06	11.9802	( 65.71%)	
sequential	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
combinational	1.4244	0.6209	4.2057e+06	6.2511	( 34.29%)	
Total	5.9675 uW	0.8234 uW	1.1440e+07 pW	18.2313 uW		

\*\*\*\*\* End Of Report \*\*\*\*\*

Report.1

Power Group	Power	Power	Power	Power ( % )	Attrs
io_pad	0.0000	0.0000	0.0000	0.0000 ( 0.00%)	
memory	0.0000	0.0000	0.0000	0.0000 ( 0.00%)	
black_box	0.0000	0.0000	0.0000	0.0000 ( 0.00%)	
clock_network	0.0000	0.0000	0.0000	0.0000 ( 0.00%)	
register	4.5431	0.2025	7.2346e+06	11.9802 ( 65.71%)	
sequential	0.0000	0.0000	0.0000	0.0000 ( 0.00%)	
combinational	1.4244	0.6209	4.2057e+06	6.2511 ( 34.29%)	
Total	5.9675 uW	0.8234 uW	1.1440e+07 pW	18.2313 uW	

dc\_shell>

The slack is -0.32 which is calculated by required time - arrival time. As given in the question, the timing constraints are kept in such a way that the slack is negative and for this constraints the area that is coming out to be approx 728 with a power of 18.2uW. The netlist is saved as 'netlist2.v'

Constraints 3:

Area and timing:

#####

# Created by write\_sdc on Fri Oct 21 17:27:49 2016

#####

set\_sdc\_version 2.0

set\_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA

set\_max\_area -ignore\_tns 717

set\_max\_fanout 10 [current\_design]

create\_clock [get\_ports clk] -period 10 -waveform {2 3}

set\_clock\_transition -max -rise 0.2 [get\_clocks clk]

set\_clock\_transition -min -rise 0.2 [get\_clocks clk]


set\_clock\_transition -max -fall 0.3 [get\_clocks clk]

set\_clock\_transition -min -fall 0.3 [get\_clocks clk]


set\_input\_delay -clock clk -max 6 [get\_ports rst]

set\_output\_delay -clock clk -max 10 [get\_ports Y]

set\_clock\_uncertainty 0.03 [get\_ports clk]








Last constraint deals with positive slack which not too high as constraint 1 and has a area optimization using set\_max\_area. As we can see the area is optimized from the previous design where didn't try to limit area. This time we tried to optimize the area keeping the using area optimization by disabling total negative slack. Hence the area of the design is a bit optimized as we can see. The netlist is saved as 'netlist3.v'.


Commands used for Synthesis: dc\_shell  
start\_gui

**STA:** I am using PrimeTime for STA. Static timing analysis for performed for all the netlists that are generated in the synthesis.


**Netlist 1:**










Netlist 2:





### Netlist 3:







*Analysis:* report\_timing gives the worst slack by default since same constraint file used for all the netlist the worst slack is same for all which is coming out to be 4.68. We can also see the startpoint and endpoint of the worst case slack in the timing report. In case of a negative slack we can inspect the path and schematic try to add a buffer or something to fix it. Since the netlist are different the best slack and the remaining paths have different slacks. The constraints used are initially to set the link to library and read the netlist. Later on we need to link the library files to netlist and source the constraint file and start gui.

*Commands used for PrimeTime:*



```
set link_library {* path}
read_verilog netlist.v
link
source constraints.sdc
start_gui
```

**DFT:** The tool used to perform DFT is Design Compiler. I performed DFT for all the constraints that were created in step 3. Area and timing of the previous and new netlist is compared.



Constraints 1:



## Constraints 2:



## Constraints 3:



Analysis: As we can see the slack of the design is earlier almost the same or a bit optimize. Of course the area of the design should be increased to some extent because we are introducing scan flipflops into the design which increases the area. This is applied to all the design comparison above from constraint 1 to constraint 3.

*Commands used for DFT:*

set\_scan\_configuration -style multiplexed\_flip\_flop

compile -scan

set\_dft\_signal -view existing\_dft -type ScanClock -port clk -timing [list 40 60]

create\_test\_protocol

dft\_drc

set\_scan\_configuration -chain\_count 1

preview\_dft

insert\_dft