

SUBJECT NAME: Computer Organization & **SUBJECT CODE: 203105253** Architecture

9 LINN

Prepared By

Trilok Suthar



MEMORY ORGANIZATION:

hierarchical memory organization, cache memory, cache Memory organization: Memory interleaving, concept of size vs. block size, mapping functions, replacement algorithms, write policies

Memory interleaving



- Pipeline and vector processors often require simultaneous access to memory from two or more sources. An instruction pipeline may require the fetching of an instruction and an operand at the same time from two different segments.
- two memory buses for simultaneous access, the memory can be operands to enter the pipeline at the same time. Instead of using partitioned into a number of modules connected to a common Similarly, an arithmetic pipeline usually requires two or more memory address and data buses.
- A memory module is a memory array together with its own address and data registers.






 Figure shows a memory unit with four modules. Each memory array has its own address register AR and data register DR.

concept of hierarchical memory organization



This Memory Hierarchy Design is divided into 2 main types:


External Memory or Secondary Memory

peripheral storage devices which are accessible by the processor Comprising of Magnetic Disk, Optical Disk, Magnetic Tape i.e. via I/O Module.

Internal Memory or Primary Memory


Comprising of Main Memory, Cache Memory & CPU registers. This is directly accessible by the processor











Characteristics of Memory Hierarchy



· Capacity:

It is the global volume of information the memory can store. As we move from top to bottom in

the Hierarchy, the capacity increases.

Access Time:

from top to bottom in the Hierarchy, the access time increases. It is the time interval between the read/write request and the availability of the data. As we move

00



Performance:

and Main Memory due to large difference in access time. This results in lower performance of the system and thus, enhancement was required. Hierarchy design, the speed gap increases between the CPU registers because of which the performance of the system increases. One of the This enhancement was made in the form of Memory Hierarchy Design how far down the memory hierarchy one has to go to manipulate data. most significant ways to increase system performance is minimizing Earlier when the computer system was designed without Memory


Cost per bit:

As we move from bottom to top in the Hierarchy, the cost per bit increases i.e. Internal Memory is costlier than External Memory.

Cache Memories:



- memory appear to the processor to be much faster than it actually is. The cache is a small and very fast memory, interposed between the processor and the main memory. Its purpose is to make the main The effectiveness of this approach is based on a property of computer programs called locality of reference.
- Analysis of programs shows that most of their execution time is spent These instructions may constitute a simple loop, nested loops, or a in routines in which many instructions are executed repeatedly. few procedures that repeatedly call each other.





- given time, but this number is small compared to the total number of The cache memory can store a reasonable number of blocks at any blocks in the main memory. The correspondence between the main memory blocks and those in the cache is specified by a mapping function.
- not in the cache is referenced, the cache control hardware must decide When the cache is full and a memory word (instruction or data) that is which block should be removed to create space for the new block that contains the referenced word. The collection of rules for making this decision constitutes the cache's replacement algorithm.



Cache Hits

The processor does not need to know explicitly about the existence of the cache.

- It simply issues Read and Write requests using addresses that refer to locations in the memory.
- The cache control circuitry determines whether the requested word currently exists in the cache.
- cache location. In this case, a read or write hit is said to have occurred If it does, the Read or Write operation is performed on the appropriate



Cache Misses

A Read operation for a word that is not in the cache constitutes a Read miss. It causes the block of words containing the requested word to be copied from the main memory into the cache.

· Cache Mapping:

cache memory which are as follows: Direct mapping, Associative There are three different types of mapping used for the purpose of mapping, and Set-Associative mapping.




Direct mapping

The simplest way to determine cache locations in which to store memory blocks is the direct mapping technique.

In this technique, block j of the main memory maps onto block

. are stored in cache block 1, and so on. Since more than one memory loaded into the cache, it is stored in cache block 0. Blocks 1, 129, 257, . i modulo 128 of the cache, as depicted in Figure Thus, whenever one block is mapped onto a given cache block position, contention may arise for that position even when the cache is not full. of the main memory blocks 0, 128, 256, ... is





E SS

SEL

56

Tag Block Word 5 7 4 Main memory address

Block 4095



- position in the cache. Contention is resolved by allowing the new block continue in block 129, possibly after a branch. As this program is executed, both of these blocks must be transferred to the block-1 For example, instructions of a program may start in block 1 and to overwrite the currently resident block.
- With direct mapping, the replacement algorithm is trivial. Placement of memory address can be divided into three fields, as shown in Figure. a block in the cache is determined by its memory address. The The low-order 4 bits select one of 16 words in a block.




there is no match, then the block containing the required word must determines the cache position in which this block must be stored. If they match, then the desired word is in that block of the cache. If When a new block enters the cache, the 7-bit cache block field first be read from the main memory and loaded into the cache. The direct-mapping technique is easy to implement, but it is not very flexible.

Associative Mapping



- In Associative mapping method, in which a main memory block can be placed into any cache block position. In this case, 12 tag bits are required to identify a memory block when it is resident in the cache.
- The tag bits of an address received from the processor are compared to the tag bits of each block of the cache to see if the desired block is present.
- This is called the associativemapping technique.





- place the memory block, resulting in a more efficient use of the space It gives complete freedom in choosing the cache location in which to in the cache.
- When a new block is brought into the cache, it replaces (ejects) an existing block only if the cache is full. In this case, we need an algorithm to select the block to be replaced
- To avoid a long delay, the tags must be searched in parallel. A search of this kind is called an associative search


Set-Associative Mapping



 Another approach is to use a combination of the direct- and associative-mapping techniques. The blocks of the cache are grouped into sets, and the mapping allows a block of the main memory to reside in any block of a specific set. Hence, the contention problem of the direct method is eased by having a few choices for block placement

 At the same time, the hardware cost is reduced by decreasing the size of the associative search

20



Replacement Algorithms



- When a new block is to be brought into the cache and all the positions In a direct-mapped cache, the position of each block is predetermined that it may occupy are full, the cache controller must decide which of associative and set-associative caches there exists some flexibility. by its address; hence, the replacement strategy is trivial. In the old blocks to overwrite.
- to keep blocks in the cache that are likely to be referenced in the near determining factor in system performance. In general, the objective is future. But, it is not easy to determine which blocks are about to be This is an important issue, because the decision can be a strong referenced.




- probability that the blocks that have been referenced recently will be reasonable strategy. Because program execution usually stays in The property of locality of reference in programs gives a clue to a localized areas for reasonable periods of time, there is a high referenced again soon.
- Therefore, when a block is to be overwritten, it is sensible to overwrite the one that has gone the longest time without being referenced.
- This block is called the least recently used (LRU) block, and the technique is called the LRU replacement algorithm.
- well for many access patterns, it can lead to poor performance in some The LRU algorithm has been used extensively. Although it performs

Least Recently Used (LRU)-



- In this algorithm page will be replaced which is least recently used.
- Example-Consider the page reference string 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2 with 4 page frames. Find number of page faults.



Write Policies



- The write operation is proceeding in 2 ways.
- 1. Write-through protocol
- 2. Write-back protocol

Write-through protocol:

Here the cache location and the main memory locations are updated simultaneously.

• Write-back protocol:

This technique is to update only the cache location and to mark it as with associated flag bit called dirty/modified bit. The word in the main memory will be updated later, when the block containing this marked word is to be removed from the cache to make room for a new block.

To overcome the read miss Load -through / Early restart protocol is

nsed.