

SUBJECT NAME: Computer Organization & Architecture

SUBJECT CODE: 203105253



Basic of Computer



Computer Organization:

is about the study of the function and design of the various units of computers that store and process information.

- Encompasses all physical aspects of computer systems.
- E.g., circuit design, control signals, memory types.
- How does a computer work?

Computer Architecture:

is a set of rules and methods that describe the functionality, organization, and implementation of computer systems.

Some definitions of architecture define it as describing the capabilities and programming model of a computer.

Why study computer organization and architecture?



- Design better programs, including system software such as compilers, operating systems, and device drivers.
- Optimize program behavior.
- Evaluate (benchmark) computer system performance.
- Understand time, space, and price tradeoffs.



FUNCTIONAL BLOCKS OF A COMPUTER

CPU, memory, input-output subsystems, control unit. Instruction set architecture of a CPU-registers, instruction execution cycle, RTL Interpretation of instructions, addressing modes, instruction set.

Case study- instruction set of some common CPUs




- The components from which computers are built, i.e., computer organization.
- In contrast, computer architecture is the science of integrating those components to achieve a level of functionality and performance.
- It is as if computer organization examines the bricks, nails, and other building material
- While computer architecture looks at the design of the house.



FUNCTIONAL UNITS OF COMPUTER

- Input Unit
- Output Unit
- Central processing Unit (ALU and Control Units)
- Memory
- Bus Structure








Input unit accepts information:

- ·Human operators,
- ·Electromechanical devices
- Other computers



Output unit sends results of processing:

- To a monitor display,
- •To a printer

Arithmetic and logic unit(ALU):

·Performs the desired operations on the input information as determined by instructions in the memory

Arithmetic & Logic Control Processor

Stores information:

Memory

Instr1 Instr2 Instr3 Data1

Data2

- Instructions.
- Data

various actions

- ·Input,
- ·Processing

Control unit coordinates

- Output



Function

- ALL computer functions are:
 - Data PROCESSING
 - Data <u>STORAGE</u>
 - Data <u>MOVEMENT</u>
 - CONTROL

NOTHING ELSE!



Data = Information

Coordinates How Information is Used



INPUT UNIT:

- Converts the external world data to a binary format, which can be understood by CPU
- •Eg: Keyboard, Mouse, Joystick etc

OUTPUT UNIT:

- Converts the binary format data to a format that a common man can understand
- •Eg: Monitor, Printer, LCD, LED etc



CENTRAL PROCESSING UNIT

- •The "brain" of the machine
- Responsible for carrying out computational task
- Contains ALU, CU, Registers
- ALU Performs Arithmetic and logical operations
- CU Provides control signals in accordance with some timings which in turn controls the execution process
- Register Stores data and result and speeds up the operation

Instruction Set Architecture (ISA)



The *Instruction Set Architecture* (ISA) is the part of the processor that is visible to the programmer or compiler writer.

The ISA serves as the boundary between software and hardware

The 3 most common types of ISAs are:

- 1.Stack The operands are implicitly on top of the stack.
- **2.**Accumulator One operand is implicitly the accumulator.
- **3.General Purpose Register (GPR)** All operands are explicitly mentioned, they are either registers or memory locations.







Instruction code



Instruction Codes



Program

 A program is a set of instructions that specify the operations, operands and the sequence by which processing has to occur.

Computer Instruction

- A computer instruction is a binary code that specifies a sequence of microoperations for the computer.
- The computer reads each instruction from memory and places it in a control register.
- The control then interprets the binary code of the instruction and proceeds to execute it by issuing a sequence of microoperations.

Instruction Codes



Instruction Code

An instruction code is a group of bits that instruct the computer to perform is assigned a specific operation. ADD 1547

Example

to every **OpCode**

Unique

Operation Code (Opcode)


- The operation code of an instruction is a group of bits that define such operations as add, subtract, multiply, shift, and complement.
- The number of bits required for the operation code of an instruction depends on the total number of operations available in the computer.
- The operation code must consist of at least n bits for a given 2ⁿ (or less) distinct operations.



Stored Program Organization

- The simplest way to organize a computer is to have one processor register(AC) and an instruction code format with two parts.
- The first part specifies the operation (opcode) to be performed and the second specifies an address (operand).
- The memory address tells the control where to find an operand in memory.
- This operand is read from memory and used as the data to be operated on together with the data stored in the processor register.







Instruction format of basic computer

Instruction Format




Add Instruction – ADD 457



- If the second part of an instruction format specifies the address of an operand, the instruction is said to have a direct address.
- In **Indirect address**, the bits in the second part of the instruction designate an address of a memory word in which the address of the operand is found.









- One bit of the instruction code can be used to distinguish between a direct and an indirect address.
- It consists of a 3-bit operation code, a 12-bit address, and an indirect address mode bit designated by I.
- The mode bit is 0 for a direct address and 1 for an indirect address.





15 14 12 11 0 22 0 ADD 457

- A direct address instruction is placed at address 22 in memory.
- The I bit is 0, so the instruction is recognized as a direct address instruction.
- The opcode specifies an ADD instruction, and the address part is the binary equivalent of 457.
- The control finds the operand in memory at address 457 and adds it to the content of AC.



	15 14 12 11		11 0
35	1	ADD	300

- The instruction in address 35 has a mode bit I = 1, recognized as an indirect address instruction.
- The address part is the binary equivalent of 300.
- The control goes to address 300 to find the address of the operand.
- The address of the operand in this case is 1350.
- The operand found in address 1350 is then added to the content of AC.




- The indirect address instruction needs two references to memory to fetch an operand.
- The first reference is needed to read the address of the operand.
- Second reference is for the operand itself.
- The memory word that holds the address of the operand in an indirect address instruction is used as a pointer to an array of data.



Computer Registers


Computer Registers





Computer Registers











Computer Instructions






- 1. Memory Reference Instruction
- 2. Register Reference Instruction
- 3. Input Output Instruction



Memory Reference Instruction





2. Register Reference Instruction





2. Register Reference Instruction








ION

IOF

F080

F040



Interrupt on

Interrupt off



Instruction Set Completeness

- Instruction set is said to be complete if it includes sufficient number of instructions in each of the following categories:
 - 1. Arithmetic, logical and shift instructions
 - 2. Instructions for moving information to and from memory and processor registers
 - 3. Program control instructions together with instructions that check status conditions
 - 4. Input and output instructions








Timing & Control





Control Unit of Basic Computer





- Components of Control unit are
 - 1. Two decoders
 - 2. A sequence counter
 - 3. Control logic gates
- An instruction read from memory is placed in the instruction register (IR).
- In control unit the IR is divided into three parts: I bit, the operation code (12-14)bit, and bits 0 through 11.
- The operation code in bits 12 through 14 are decoded with a 3 x 8 decoder.
- Bit-15 of the instruction is transferred to a flip-flop designated by the symbol I.



- The eight outputs of the decoder are designated by the symbols D_0 through D_7 .
- Bits 0 through 11 are applied to the control logic gates.
- The 4-bit sequence counter can count in binary from 0 through 15. The outputs of counter are decoded into 16 timing signals T₀ through T₁₅.
- The sequence counter SC can be incremented or cleared synchronously.
- Most of the time, the counter is incremented to provide the sequence of timing signals out of 4 X 16 decoder.
- Once in awhile, the counter is cleared to 0, causing the next timing signal to be T₀.



• As an example, consider the case where SC is incremented to provide timing signals T_0 , T_1 , T_2 , T_3 and T_4 in sequence. At time T_4 , SC is cleared to 0 if decoder output D_3 is active. This is expressed symbolically by the statement

$$D_3T_4$$
: SC $\leftarrow 0$

- Initially, the CLR input of SC is active.
- The first positive transition of the clock clears SC to 0, which in turn activates the timing T_0 out of the decoder.
- T₀ is active during one clock cycle.
- The positive clock transition labeled T₀ in the diagram will trigger only those registers whose control inputs are connected to timing signal T₀.
- SC is incremented with every positive clock transition, unless its CLR input is active.
- This procedures the sequence of timing signals T₀, T₁, T₂, T₃ and T₄, and so on. If SC is not cleared, the timing signals will continue with T₅, T₆, up to T₁₅ and back to T₀.

Timing Cycle for D_3T_4 : SC $\leftarrow 0$







- The last three waveforms shows how SC is cleared when $D_3T_4 = 1$.
- Output D₃ from the operation decoder becomes active at the end of timing signal T₂.
- When timing signal T₄ becomes active, the output of the AND gate that implements the control function D₃T₄ becomes active.
- This signal is applied to the CLR input of SC.
- On the next positive clock transition the counter is cleared to 0.
- This causes the timing signal T₀ to become active instead of T₅ that would have been active if SC were incremented instead of cleared.



Control Organization

Hardwired Control

- The control logic is implemented with gates, flips-flops, decoders and other digital circuits.
- It can be optimized to produce a fast mode of operation.
- It requires changes in the wiring among the various components if the design has to be modified or changed.

Microprogrammed Control

- The control information is stored in a control memory.
- The control memory is programmed to initiate the required sequence of microoperations.
- Any required changes or modifications can be done by updating the microprogram in control memory.



Instruction Cycle



A program residing in the memory unit of a computer consists of a sequence of instructions. These instructions are executed by the processor by going through a cycle for each instruction.

In a basic computer, each instruction cycle consists of the following phases:

- 1. Fetch instruction from memory.
- 2. Decode the instruction.
- 3. Read the effective address from memory.
- 4. Execute the instruction.

Instruction Cycle



Fetch & Decode

- PC is loaded with the address of the first instruction in the program.
- The microoperations for fetch and decode phases are as follows:

$$T_0: AR \leftarrow PC$$

$$T_1: IR \leftarrow M[AR], PC \leftarrow PC + 1$$

$$T_2: D_0, ..., D_7 \leftarrow Decode\ IR(12-14), AR \leftarrow IR(0-11), I \leftarrow IR(15)$$



Instruction Cycle



Determine the type of instruction

- During time T_3 , the control unit determines the type of instruction i.e. Memory reference, Register reference or Input-Output instruction.
- If $D_7 = 1$ then instruction must be register reference or input-output else memory reference instruction.
- Instruction Cycle Flowchart






Figure 2.9: Flowchart for instruction cycle (initial configuration)



The flowchart represents an initial configuration for the instruction cycle and show how the control determines the instruction type after decoding.

If D7=1, the instruction must be register reference or input-output type. If D7=0, the operation code must be one of the other seven values 110, specifying a memory reference instruction. Control then inspects the value of the first bit of the instruction, which now available in flip flop.

TH



If D7=0 and l=1 we have memory reference instruction with indirect address. It is then necessary to read the effective address from memory.

The three instruction types are subdivided into four separate paths. The selected operation is activated with the clock transition associated with timing signal T3. this can be symbolized as follows:

D'7 | T3: AR<-M[AR]

D'7 | T3: Nothing

D7 | T3 Exe Register Ref instruction

D7 | T3: Exe input output instruction



- When a memory reference instruction with I=0 is encountered. It is not necessary to do anything since the effective address is already in AR
- However the sequence counter SC must be incremented when D'7|T3=1, so that the execution of the memory-reference instruction can be continued with timing Variable T4.
- A Reference register or input-output instruction can be executed with the click associated with timing signal T3. after the instruction is executed. Sc is cleared to 0 and control returns to the fetch phase with T0=1. SC is either incremented or cleared to 0 with every positive clock transition



Addressing Modes



Addressing Modes

- The addressing mode specifies a rule for interpreting or modifying the address field of the instruction before the operand is actually referenced.
- Computers use addressing mode techniques for the purpose of accommodating one or both of the following provisions:
 - 1. To give programming versatility to the user by providing such facilities as pointers to memory, counters for loop control, indexing of data, and program relocation.
 - 2. To reduce the number of bits in the addressing field of the instruction.
- There are basic 10 addressing modes supported by the computer.



Addressing Modes

- 1. Implied Mode
- 2. Immediate Mode
- 3. Register Mode
- 4. Register Indirect Mode
- 5. Autoincrement or Autodecrement Mode
- 6. Direct Address Mode
- 7. Indirect Address Mode
- 8. Relative Addressing Mode
- 9. Indexed Addressing Mode
- 10. Base Register Addressing Mode



1. Implied Mode

- Operands are specified implicitly in the definition of the instruction.
- For example, the instruction "complement accumulator (CMA)" is an implied-mode instruction because the operand in the accumulator register is implied in the definition of the instruction.
- In fact, all register reference instructions that use an accumulator and zero address instructions are implied mode instructions.





2. Immediate Mode

- Operand is specified in the instruction itself.
- In other words, an immediate-mode instruction has an operand field rather than an address field.
- The operand field contains the actual operand to be used in conjunction with the operation specified in the instruction.
- Immediate mode of instructions is useful for initializing register to constant value.
- E.g. MOV R1, 05H
 instruction copies immediate number 05H to R1 register.



3. Register Mode

- Operands are in registers that reside within the CPU.
- The particular register is selected from a register field in the instruction.
- E.g. MOV AX,BX





4. Register Indirect Mode

- In this mode the instruction specifies a register in the CPU whose contents give the address of the operand in memory.
- Before using a register indirect mode instruction, the programmer must ensure that the memory address of the operand is placed in the processor register with a previous instruction.
- The advantage of this mode is that address field of the instruction uses fewer bits to select a register than would have been required to specify a memory address directly.
- E.g. MOV [R1], R2
 value of R2 is moved to the memory location specified in R1.



5. Autoincrement or Autodecrement Mode

- This is similar to the register indirect mode expect that the register is incremented or decremented after (or before) its value is used to access memory.
- When the address stored in the register refers to a table of data in memory, it is necessary to increment or decrement the register after every access to the table. This can be achieved by using the increment or decrement instruction.



6. Direct Address Mode

- In this mode the effective address is equal to the address part of the instruction.
- The operand resides in memory and its address is given directly by the address field of the instruction.





7. Indirect Address Mode

- In this mode the address field of the instruction gives the address where the effective address is stored in memory.
- Control fetches the instruction from memory and uses its address part to access memory again to read the effective address.
- The effective address in this mode is obtained from the following computational:

Effective address = address part of instruction + content of CPU register



8. Relative Address Mode

- In this mode the content of the program counter is added to the address part of the instruction in order to obtain the effective address.
- The address part of the instruction is usually a signed number which can be either positive or negative.

Effective address = address part of instruction + content of PC





9. Indexed Addressing Mode

- In this mode the content of an index register is added to the address part of the instruction to obtain the effective address.
- The indexed register is a special CPU register that contain an index value.
- The address field of the instruction defines the beginning address of a data array in memory.
- Each operand in the array is stored in memory relative to the begging address.

Effective address = address part of instruction + content of index register



10. Base Register Addressing Mode

- In this mode the content of a base register is added to the address part of the instruction to obtain the effective address.
- A base register is assumed to hold a base address and the address field of the instruction gives a displacement relative to this base address.
- The base register addressing mode is used in computers to facilitate the relocation of programs in memory.



INSTRUCTION SET



Instruction sets are instruction codes to perform some task. It is classified into five categories

S.No. Instruction & Description		
1 Control Instructions		
2	2 Logical Instructions	
3 Branching Instructions		
4	Arithmetic Instructions	
5	Data Transfer Instructions	
The second second		

Control Instructions



Opcode	Operand	Meaning	Explanation
NOP	None	No operation	No operation is performed, i.e., the instruction is fetched and decoded.
HLT	None	Halt and enter wait state	The CPU finishes executing the current instruction and stops further execution. An interrupt or reset is necessary to exit from the halt state.
DI	None	Disable interrupts	The interrupt enable flip-flop is reset and all the interrupts are disabled except TRAP.
EI	None	Enable interrupts	The interrupt enable flip-flop is set and all the interrupts are enabled.
RIM	None	Read interrupt mask	This instruction is used to read the status of interrupts
SIM	None	Set interrupt mask	This instruction is used to implement the interrupts

Logical instructions

9			TO VOICE TO THE TOTAL OF THE TO
Opcode	Operand	Meaning	Explanation
СМР	R M	Compare the register or memory with the accumulator	The contents of the operand (register or memory) are M compared with the contents of the accumulator.
СРІ	8-bit data	Compare immediate with the accumulator	The second byte data is compared with the contents of the accumulator.
ANA	R M	Logical AND register or memory with the accumulator	The contents of the accumulator are logically AND with M the contents of the register or memory, and the result is placed in the accumulator.
ANI	8-bit data	Logical AND immediate with the accumulator	The contents of the accumulator are logically AND with the 8-bit data and the result is placed in the accumulator.
XRA	R M	Exclusive OR register or memory with the accumulator	The contents of the accumulator are Exclusive OR with M the contents of the register or memory, and the result is placed in the accumulator.
XRI	8-bit data	Exclusive OR immediate with the accumulator	The contents of the accumulator are Exclusive OR with the 8-bit data and the result is placed in the accumulator.

ORA	R M	Logical OR register or memory with the accumulator	The contents of the accumulator are logically OR with M the contents of the register or memory, and result is placed in the accumulator.
ORI	8-bit data	Logical OR immediate with the accumulator	The contents of the accumulator are logically OR with the 8-bit data and the result is placed in the accumulator.
RLC	None	Rotate the accumulator left	Each binary bit of the accumulator is rotated left by one position. Bit D7 is placed in the position of D0 as well as in the Carry flag. CY is modified according to bit D7.
RRC	None	Rotate the accumulator right	Each binary bit of the accumulator is rotated right by one position. Bit D0 is placed in the position of D7 as well as in the Carry flag. CY is modified according to bit D0.
RAL None		Rotate the accumulator left through carry	Each binary bit of the accumulator is rotated left by one position through the Carry flag. Bit D7 is placed in the Carry flag, and the Carry flag is placed in the least significant position D0. CY is modified according to bit D7.



	RAR	None	Rotate the accumulator right through carry	Each binary bit of the accumulator is rotated right by one position through the Carry flag. Bit D0 is placed in the Carry flag, and the Carry flag is placed in the most significant position D7. CY is modified according to bit D0.
	СМА	None	Complement accumulator	The contents of the accumulator are complemented. No flags are affected.
	СМС	None	Complement carry	The Carry flag is complemented. No other flags are affected.
F	sтс	None	Set Carry	Set Carry



Branching instructions





	Opcode	Operand	Meaning	Explanation
Problem of the	JMP	16-bit address	Jump unconditionally	The program sequence is transferred to the memory address given in the operand.

योगः कमेसु कीशलम्
(0)6 A (1)
7// \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
(0 () () () () ()
7/24 / 25/5
PARUL UNIVERSITY
OL UNIVERS

Opcode	Description	Flag Status			
JC	Jump on Carry	CY=1	16-bit	Jump	The program
JNC	Jump on no Carry	CY=0	address	conditionally	sequence is transferred to the
JP	Jump on positive	S=0			memory address given in the
JM	Jump on minus	S=1			operand based on
JZ	Jump on zero	Z=1			the specified flag of
JNZ	Jump on no zero	Z=0			the PSW.
JPE	Jump on parity even	P=1			
JPO	Jump on parity odd	P=0			



Arithmetic Instructions



			योगः कर्मेषु कीसलस्
Opcode	Operand	Meaning	Explanation
ADD	R M	Add register or memory, to the accumulator	The contents of the register or memory are added to the contents of the accumulator and the result is stored in the accumulator. Example – ADD K.
ADC	R M	Add register to the accumulator with carry	The contents of the register or memory & M the Carry flag are added to the contents of the accumulator and the result is stored in the accumulator. Example – ADC K
ADI	8-bit data	Add the immediate to the accumulator	The 8-bit data is added to the contents of the accumulator and the result is stored in the accumulator. Example – ADI 55K
ACI	8-bit data		The 8-bit data and the Carry flag are added to the contents of the accumulator and the result is stored in the accumulator. Example – ACI 55K
LXI	Reg. pair, 16bit data	Load the register pair immediate	The instruction stores 16-bit data into the register pair designated in the operand. Example – LXI K, 3025M

SUB	R M	Subtract the register or the memory from the accumulator	The contents of the register or the memory are subtracted from the contents of the accumulator, and the result is stored in the accumulator. Example – SUB K
SBB	R M	Subtract the source and borrow from the accumulator	The contents of the register or the memory & M the Borrow flag are subtracted from the contents of the accumulator and the result is placed in the accumulator. Example – SBB K
SUI	8-bit data	Subtract the immediate from the accumulator	The 8-bit data is subtracted from the contents of the accumulator & the result is stored in the accumulator. Example – SUI 55K
SBI	8-bit data	Subtract the immediate from the accumulator with borrow	contents of register B, and the contents of register
INR	R M	Increment the register or the memory by 1	The contents of the designated register or the memory are incremented by 1 and their result is stored at the same place. Example – INR K



INX	R	Increment register pair by 1	The contents of the designated register pair are incremented by 1 and their result is stored at the same place. Example – INX K
DCR	R M	Decrement the register or the memory by 1	The contents of the designated register or memory are decremented by 1 and their result is stored at the same place. Example – DCR K
DCX	R	Decrement the register pair by 1	The contents of the designated register pair are decremented by 1 and their result is stored at the same place. Example – DCX K



DATA TRANSFER INSTRUCTION





Opcode	Operand	Meaning	Explanation
MOV	Rd, Sc M, Sc Dt, M	Copy from the source (Sc) to the destination(Dt)	This instruction copies the contents of the source register into the destination register without any alteration. Example – MOV K, L
MVI	Rd, data M, data	Move immediate 8-bit	The 8-bit data is stored in the destination register or memory. Example – MVI K, 55L
LDA	16-bit address	Load the accumulato r	The contents of a memory location, specified by a 16-bit address in the operand, are copied to the accumulator. Example – LDA 2034K
LDAX	B/D Reg. pair	Load the accumulato r indirect	The contents of the designated register pair point to a memory location. This instruction copies the contents of that memory location into the accumulator. Example – LDAX K



LXI	Reg. pair, 1 data	6-bit	Load th register pa immediate	ir c	The instruction loads 16-bit data in the register pair designated in the register or the memory. Example - LXI K, 3225L
STA	16-bit address	16-bit	address	t :	The contents of the accumulator are copied into the memory location specified by the operand. This is a 3-byte instruction, the second byte specifies the low-order address and the third byte specifies the high-order address. Example – STA 325K



OUT	8-bit port address	Output the data from the accumulat or to a port with 8bit address	The contents of the accumulator are copied into the I/O port specified by the operand. Example - OUT K9L
IN	8-bit port address	Input data to accumulat or from a port with 8-bit address	The contents of the input port designated in the operand are read and loaded into the accumulator. Example – IN5KL