

Subject: Computer Organization & Architecture(COA)

SUBJECT CODE: 203105254

B.Tech IT Year 2nd Semester 4th

Computer Organization & Architecture LAB MANUAL



Subject: Computer Organization & Architecture(COA)

SUBJECT CODE: 203105254 B.Tech IT Year 2nd Semester 4th

CERTIFICATE

This is to certify that Mr./Ms Mait	try Shah
with enrolment no200303108755 has	s successfully completed his/her
laboratory experiments in Computer Organization	on & Architecture
Lab(203105254) from the department ofIT 4	th Sem during the academic
year 2020-2021	
योगः कर्ममु कौशलम् PARUL UNIVERS	
Date of Submission: Staff	In charge:
Head of Department:	



SUBJECT CODE: 203105254

B.Tech IT Year 2nd Semester 4th

INDEX

Sr.	Experiment Title	Page N	Page No Date of	Date of Performance		Date of	Marks (out of	Sign
No	•	From	То		Assessment	10)		
1	Write the working of 8085 simulator GNUsim8085 and basic architecture of 8085 along with small introduction.							
2	Study the complete instruction set of 8085 and write the instructions in the instruction set of 8085 along with examples.							
3	Write an assembly language code in GNUsim8085 to implement Addition of two 8bit Numbers.							
4	Write an assembly language code in GNUsim8085 to implement Addition of two 16 bit Numbers.							
5	Write an assembly language code in GNUsim8085 to implement Multiplication of two 8bit Numbers.							
6	Write an assembly language code in GNUsim8085 to implement Division of two 8bit Numbers.							
7	Write an assembly language code in GNUsim8085 to add two 8 bit numbers stored in memory and also storing the carry.							
8	Write an assembly language code in GNUsim8085 to store numbers in							
	reverse order in memory location.						3 Page	

Subject: Computer Organization & Architecture(COA)


SUBJECT CODE: 203105254

B.Tech IT Year 2nd Semester 4th

PRACTICAL 1

Aim: Write the working of 8085 simulator GNUsim8085 and basic architecture of 8085 along with small introduction.

• 8085 Microprocessor Architecture



- The architecture of the 8085 microprocessor mainly includes the timing & control unit, Arithmetic and logic unit, decoder, instruction register, interrupt control, a register array, serial input/output control.
- The most important part of the microprocessor is the central processing unit.


• The 8085 Bus Structure

The 8-bit 8085 CPU (or MPU – Micro Processing Unit) communicates with the other units using a 16-bit address bus, an 8-bit data bus and a control bus.

Subject: Computer Organization & Architecture(COA)

SUBJECT CODE: 203105254

B.Tech IT Year 2nd Semester 4th



• Address Bus

- Consists of 16 address lines: A0 A15
- Operates in unidirectional mode: The address bits are always sent from the MPU to peripheral devices, not reverse.
- 16 address lines are capable of addressing a total of 216 = 65,536 (64k) memory locations.
- Address locations: 0000 (hex) FFFF (hex)

Data Bus

- Consists of 8 data lines: D0 D7
- Operates in bidirectional mode: The data bits are sent from the MPU to peripheral devices, as well as from the peripheral devices to the MPU.
- Data range: 00 (hex) FF (hex)

• Control Bus

 Consists of various lines carrying the control signals such as read / write enable, flag bits.


• The 8085: CPU Internal Structure

- The internal architecture of the 8085 CPU is capable of performing the following operations: Store 8-bit data (Registers, Accumulator).
- Perform arithmetic and logic operations (ALU)
- Test for conditions (IF / THEN)
- Sequence the execution of instructions
- Store temporary data in RAM during execution

Subject: Computer Organization & Architecture(COA)

SUBJECT CODE: 203105254

B.Tech IT Year 2nd Semester 4th



• The 8085: Registers

ator A (8)	Flag Regis	ster
(8)	C	(8)
(8)	Е	(8)
(8)	L	(8)
Stack Point	er (SP)	(16)
Program Coun	iter (PC)	(16)
		Address
		16 Lines
		Lines
	(8) (8) Stack Point	(8) C (8) E (8) L Stack Pointer (SP) Program Counter (PC)

• Six general purpose 8-bit registers: B, C, D, E, H, L



Subject: Computer Organization & Architecture(COA)

SUBJECT CODE: 203105254

B.Tech IT Year 2nd Semester 4th

- They can also be combined as register pairs to perform 16-bit operations: BC, DE, HL
- Registers are programmable (data load, move, etc.)

• Accumulator

- Single 8-bit register that is part of the ALU!
- Used for arithmetic / logic operations the result is always stored in the accumulator.

• Flag Bits

- Indicate the result of condition tests.
- Carry, Zero, Sign, Parity, etc.
- Conditional operations (IF / THEN) are executed based on the condition of these flag bits.


• Program Counter (PC)

• Contains the memory address (16 bits) of the instruction that will be executed in the next step.

• Stack Pointer (SP)

• Stack pointer is a special purpose 16-bit register in the Microprocessor, which holds the address of the top of the stack.

• Example: Memory Read Operation






Subject: Computer Organization & Architecture(COA)

SUBJECT CODE: 203105254 B.Tech IT Year 2nd Semester 4th

• Example: Instruction Fetch Operation

- All instructions (program steps) are stored in memory.
- To run a program, the individual instructions must be read from the memory in sequence, and executed.
- Program counter puts the 16-bit memory address of the instruction on the address bus
- Control unit sends the Memory Read Enable signal to access the memory
- The 8-bit instruction stored in memory is placed on the data bus and transferred to the instruction decoder
- Instruction is decoded and executed



Subject: Computer Organization & Architecture(COA)

SUBJECT CODE: 203105254 B.Tech IT Year 2nd Semester 4th

PRACTICAL 2

Aim: Study the complete instruction set of 8085 and write the instructions with the instruction set along with examples

Instruction Set of 8085

- An instruction is a binary pattern designed inside a microprocessor to perform a specific function.
- The entire group of instructions that a microprocessor supports is called Instruction Set.
- 8085 has 246 instructions.
- Each instruction is represented by an 8-bit binary value.
- These 8-bits of binary value are called Op-Code or Instruction Byte.

Classification of Instruction Set

- Data Transfer Instruction
- Arithmetic Instructions
- Logical Instructions
- Branching Instructions
- Control Instructions

Data Transfer Instructions

- These instructions move data between registers, or between memory and registers.
- These instructions copy data from source to destination.
- While copying, the contents of source are not modified.

Data Transfer Instructions

Opcode	Operand	Description
MOV	Rd, Rs Rd, M M, Rs	Copy from source to destination.



Subject: Computer Organization & Architecture(COA)

SUBJECT CODE: 203105254 B.Tech IT Year 2nd Semester 4th

• This instruction copies the contents of the source register into the destination register. The contents of the source register are not altered.

• If one of the operands is a memory location, its location is specified by the contents of the HL registers.

• Example: MOV B, C

• MOV B, M

• MOV M, C

Opcode	Operand	Description
MVI	Rd, Data	Move immediate 8-bit
	M, Data	

• The 8-bit data is stored in the destination register or memory.

• If the operand is a memory location, its location is specified by the contents of the H-L registers. Example: MVI A, 57H

• MVI M, 57H

Opcode	Operand	Description
LXI	Reg. pair, 16-bit data	Load register pair immediate

• This instruction loads 16-bit data in the register pair.

• Example: LXI H, 2034 H

Opcode	Operand	Description
LDA	16-bit address	Load Accumulator

• The contents of a memory location, specified by a 16- bit address in the operand, are copied to the accumulator.

• The contents of the source are not altered.

• Example: LDA 2034H

Opcode	Operand	Description
LDAX	B/D Register Pair	Load accumulator indirect

• The contents of the designated register pair point to a memory location.

• This instruction copies the contents of that memory location into the accumulator.



Subject: Computer Organization & Architecture(COA)

SUBJECT CODE: 203105254 B.Tech IT Year 2nd Semester 4th

• The contents of either the register pair or the memory location are not altered.

• Example: LDAX B

Opcode	Operand	Description
LHLD	16-bit address	Load H-L registers direct

• This instruction copies the contents of memory location pointed out by 16-bit address into register L.

• It copies the contents of the next memory location into register H.

• Example: LHLD 2040 H

Opcode	Operand	Description
STA	16-bit address	Store accumulator direct

• The contents of the accumulator are copied into the memory location specified by the operand.

• Example: STA 2500 H

Opcode	Operand	Description
STAX	Reg. pair	Store accumulator indirect

• The contents of the accumulator are copied into the memory location specified by the contents of the register pair.

• Example: STAX B

Opcode	Operand	Description
SHLD	16-bit address	Store H-L registers direct

• The contents of register L are stored into memory location specified by the 16-bit address.

• The contents of register H are stored into the next memory location.

• Example: SHLD 2550 H

Opcode	Operand	Description
XCHG	None	Exchange H-L with D-E



Subject: Computer Organization & Architecture(COA)
SUBJECT CODE: 203105254

B.Tech IT Year 2nd Semester 4th

- The contents of register H are exchanged with the contents of register D.
- The contents of register L are exchanged with the contents of register E.
- Example: XCHG

Arithmetic Instructions

These instructions perform the operations like:

- Addition
- Subtract
- Increment
- Decrement

Opcode	Operand	Description
ADD	R M	Add register or memory to accumulator

- The contents of the register or memory are added to the contents of the accumulator.
- The result is stored in the accumulator.
- If the operand is memory location, its address is specified by H-L pair.
- All flags are modified to reflect the result of the addition.
- Example: ADD B or ADD M

Opcode	Operand	Description
ADC	R M	Add register or memory to accumulator with carry

- The contents of register or memory and Carry Flag (CY) are added to the contents of the accumulator.
- The result is stored in the accumulator.
- If the operand is memory location, its address is specified by H-L pair.
- All flags are modified to reflect the result of the addition.
- Example: ADC B or ADC M

Opcode	Operand	Description
ADI	8-bit data	Add immediate to accumulator



Subject: Computer Organization & Architecture(COA)
SUBJECT CODE: 203105254

B.Tech IT Year 2nd Semester 4th

- The 8-bit data is added to the contents of the accumulator.
- The result is stored in the accumulator.
- All flags are modified to reflect the result of the addition.
- Example: ADI 45 H

Opcode	Operand	Description
ACI	8-bit data	Add immediate to accumulator with carry

- The 8-bit data and the Carry Flag (CY) are added to the contents of the accumulator.
- The result is stored in the accumulator.
- All flags are modified to reflect the result of the addition.
- Example: ACI 45 H

Opcode	Operand	Description
DAD	Reg. pair	Add register pair to H-L pair

- The 16-bit contents of the register pair are added to the contents of the H-L pair.
- The result is stored in H-L pair.
- If the result is larger than 16 bits, then CY is set.
- No other flags are changed.
- Example: DAD B

Opcode	Operand	Description
SUB	R M	Subtract register or memory from accumulator

- The contents of the register or memory location are subtracted from the contents of the accumulator.
- The result is stored in the accumulator.
- If the operand is memory location, its address is specified by H-L pair.
- All flags are modified to reflect the result of subtraction.
- Example: SUB B or SUB M

Opcode	Operand	Description
SUI	8-bit data	Subtract immediate from accumulator



Subject: Computer Organization & Architecture(COA)
SUBJECT CODE: 203105254

B.Tech IT Year 2nd Semester 4th

- The 8-bit data is subtracted from the contents of the
- accumulator.
- The result is stored in the accumulator.
- All flags are modified to reflect the result of subtraction.
- Example: SUI 45 H

Opcode	Operand	Description
SBI	8-bit data	Subtract immediate from accumulator with borrow

- The 8-bit data and the Borrow Flag (i.e. CY) is subtracted from the contents of the accumulator.
- The result is stored in the accumulator.
- All flags are modified to reflect the result of subtraction.
- Example: SBI 45 H

Opcode	Operand	Description
INR	R M	Increment register or memory by 1

- The contents of register or memory location are incremented by 1.
- The result is stored in the same place.
- If the operand is a memory location, its address is specified by the contents of H-L pair.
- Example: INR B or INR M

Opcode	Operand	Description
INX	R	Increment register pair by 1

- The contents of the register pair are incremented by 1.
- The result is stored in the same place.
- Example: INX H



Subject: Computer Organization & Architecture(COA)

SUBJECT CODE: 203105254 B.Tech IT Year 2nd Semester 4th

Opcode	Operand	Description
DCR	R M	Decrement register or memory by 1

- The contents of register or memory location are decremented by 1.
- The result is stored in the same place.
- If the operand is a memory location, its address is specified by the contents of H-L pair.
- Example: DCR B or DCR M

Logical Instructions

• These instructions perform logical operations on data stored in registers, memory and status flags.

The logical operations are:

- AND
- OR
- XOR
- ROTATE
- COMPARE
- COMPLEMENT

Opcode	Operand	Description
СМР	R M	Compare register or memory with accumulator

- The contents of the operand (register or memory) are compared with the contents of the accumulator.
- Both contents are preserved.
- The result of the comparison is shown by setting the flags of the PSW as follows:
- if (A) < (reg/mem): carry flag is set
- if (A) = (reg/mem): zero flag is set
- if (A) > (reg/mem): carry and zero flags are reset.
- Example: CMP B or CMP M

Opcode	Operand	Description
СРІ	8-bit data	Compare immediate with accumulator



Subject: Computer Organization & Architecture(COA)
SUBJECT CODE: 203105254

B.Tech IT Year 2nd Semester 4th

- The 8-bit data is compared with the contents of the accumulator.
- The values being compared remain unchanged.
- The result of the comparison is shown by setting the flags of the PSW as follows:
- if (A) < data: carry flag is set
- if (A) = data: zero flag is set
- if (A) > data: carry and zero flags are reset
- Example: CPI 89H

Opcode	Operand	Description
ANA	R M	Logical AND register or memory with accumulator

- The contents of the accumulator are logically ANDed with the contents of register or memory.
- The result is placed in the accumulator.
- If the operand is a memory location, its address is specified by the contents of H-L pair.
- S, Z, P are modified to reflect the result of the operation.
- CY is reset and AC is set.
- Example: ANA B or ANA M.

Opcode	Operand	Description
ANI	8-bit data	Logical AND immediate with accumulator

- The contents of the accumulator are logically ANDed with the 8-bit data.
- The result is placed in the accumulator.
- S, Z, P are modified to reflect the result.
- CY is reset, AC is set.
- Example: ANI 86H.

Opcode	Operand	Description
XRA	R	Exclusive OR register or
	M	memory with accumulator

- The contents of the accumulator are XORed with the contents of the register or memory.
- The result is placed in the accumulator.
- If the operand is a memory location, its address is specified by the contents of H-L pair.



Subject: Computer Organization & Architecture(COA)

SUBJECT CODE: 203105254 B.Tech IT Year 2nd Semester 4th

- S, Z, P are modified to reflect the result of the operation.
- CY and AC are reset.
- Example: XRA B or XRA M.

Opcode	Operand	Description
ORA	R M	Logical OR register or memory with accumulator

- The contents of the accumulator are logically ORed with the contents of the register or
- memory.
- The result is placed in the accumulator.
- If the operand is a memory location, its address is specified by the contents of H-L pair.
- S, Z, P are modified to reflect the result, CY and AC are reset.
- Example: ORA B or ORA M.

Opcode	Operand	Description
ORI	8-bit data	Logical OR immediate with accumulator

- The contents of the accumulator are logically ORed with the 8-
- bit data.
- The result is placed in the accumulator.
- S, Z, P are modified to reflect the result.
- CY and AC are reset.
- Example: ORI 86H.

Opcode	Operand	Description
XRA	R M	Logical XOR register or memory with accumulator

- The contents of the accumulator are XORed with the contents of the register or memory.
- The result is placed in the accumulator.
- If the operand is a memory location, its address is specified by the contents of H-L pair.
- S, Z, P are modified to reflect the result of the operation.
- CY and AC are reset.
- Example: XRA B or XRA M.



Subject: Computer Organization & Architecture(COA)
SUBJECT CODE: 203105254

B.Tech IT Year 2nd Semester 4th

Branching Instructions

- The branching instruction alter the normal sequential flow.
- These instructions alter either unconditionally or conditionally.

Opcode	Operand	Description
JMP	16-bit address	Jump unconditionally

- The program sequence is transferred to the memory location specified by the 16-bit address given in the operand.
- Example: JMP 2034 H.

Opcode	Operand	Description
Jx	16-bit address	Jump conditionally

- The program sequence is transferred to the memory location specified by the 16-bit address given in the operand based on the specified flag of the PSW.
- Example: JZ 2034 H.

Jump Conditionally

Opcode	Operand	Description
JC	Jump if Carry	CY = 1
JNC	Jump if No Carry	CY = 0
JP	Jump if Positive	S = 0
JM	Jump if Minus	S = 1
JZ	Jump if Zero	Z = 1
JNZ	Jump if No Zero	Z = 0
JPE	Jump if Parity Even	P = 1
JPO	Jump if Parity Odd	P = 0



SUBJECT CODE: 203105254

B.Tech IT Year 2nd Semester 4th

Opcode	Operand	Description
CALL	16-bit address	Call unconditionally

- The program sequence is transferred to the memory location specified by the 16-bit address given in the operand.
- Before the transfer, the address of the next instruction after CALL (the contents of the program counter) is pushed onto the stack.
- Example: CALL 2034 H.

Opcode	Operand	Description
Cx	16-bit address	Call unconditionally

- The program sequence is transferred to the memory location specified by the 16-bit address given in the operand based on the specified flag of the PSW.
- Before the transfer, the address of the next instruction after the call (the contents of the program counter) is pushed onto the stack.
- Example: CZ 2034 H.

Call Conditionally

Opcode	Operand	Description
CC	Call if Carry	CY = 1
CNC	Call if No Carry	CY = 0
СР	Call if Positive	S = 0
СМ	Call if Minus	S = 1
CZ	Call if Zero	Z = 1
CNZ	Call if No Zero	Z = 0
СРЕ	Call if Parity Even	P=1
СРО	Call if Parity Odd	P = 0



SUBJECT CODE: 203105254

B.Tech IT Year 2nd Semester 4th

Opcode	Operand	Description
RET	None	Return unconditionally

- The program sequence is transferred from the subroutine to the calling program.
- The two bytes from the top of the stack are copied into the program counter, and program execution begins at the new address.
- Example: RET.

Opcode	Operand	Description
Rx	None	Call conditionally

- The program sequence is transferred from the subroutine to the calling program based on the specified flag of the PSW.
- The two bytes from the top of the stack are copied into the program counter, and program execution begins at the new address.
- Example: RZ.

Return Conditionally

Opcode	Operand	Description
RC	Return if Carry CY = 1	
RNC	Return if No Carry	CY = 0
RP	Return if Positive	S = 0
RM	Return if Minus	S = 1
RZ	Return if Zero	Z = 1
RNZ	Return if No Zero	Z = 0
RPE	Return if Parity Even	P=1
RPO	Return if Parity Odd	P = 0



SUBJECT CODE: 203105254

В.	Tech	IT Y	Year	2 nd	Semester	4 th
----	------	------	------	-----------------	----------	-----------------

Opcode	Operand	Description
RST	0-7	Restart (Software Interrupts)

- The RST instruction jumps the control to one of eight memory locations depending upon the number.
- These are used as software instructions in a program to transfer program execution to one of the eight locations.
- Example: RST 3.

Restart Address Table

Instructions	Restart Address
RST 0	0000 H
RST 1	0008 H
RST 2	0010 H
RST 3	0018 H
RST 4	0020 H
RST 5	0028 H
RST 6	0030 H
RST 7	0038 H

Control Instructions

Opcode	Operand	Description
NOP	None	No operation

- No operation is performed.
- The instruction is fetched and decoded but no operation is executed.
- Example: NOP



Subject: Computer Organization & Architecture(COA)
SUBJECT CODE: 203105254

B.Tech IT Year 2nd Semester 4th

Opcode	Operand	Description
HLT	None	Halt

- The CPU finishes executing the current instruction and halts any further execution.
- An interrupt or reset is necessary to exit from the halt state.
- Example: HLT

Opcode	Operand	Description
DI	None	Disable interrupt


- The interrupt enable flip-flop is reset and all the interrupts except the TRAP are disabled.
- No flags are affected.
- Example: DI

Opcode	Operand	Description
EI	None	Enable interrupt

- The interrupt enable flip-flop is set and all interrupts are enabled.
- No flags are affected.
- This instruction is necessary to re-enable the interrupts (except TRAP).
- Example: EI

Opcode	Operand	Description		
RIM	None	Read interrupt mask		

- This is a multipurpose instruction used to read the status of interrupts 7.5, 6.5, 5.5 and read serial data input bit.
- The instruction loads eight bits in the accumulator with the following interpretations.
- Example: RIM





B.Tech IT Year 2nd Semester 4th

PRACTICAL 3

AIM: Write an assembly language code in GNUsim8085 to implement Addition of two 8bit Numbers.

Theory:

Code	Meaning
LXI H,0000H	Load data to memory
MOV A,M	Move data from memory to accumulator
INX H	Increment memory location
MOV D,M	Move data from memory to register
ADD D	Add data of memory with accumulator
INX H	Increment content of register pair by 1
MOV M,A	Move data from accumulator to memory
HLT	Hold the program

Implementation:

Registers			Flag	Load	me at				
	Α	1E		5 0					
	BC	00	00		1 2	;Maitry Shah ;200303108755	Start		
	DE	14	00	Z 0	3	LXI H,0000H	Address (Hex	Address	Data
					4	MOV A, M	0000	0	10
	HL	00	02	AC 0	5 6	INX H MOV D,M	0001	1	20
	PSW	00	00	AC U	7	ADD D	0002	2	30
	PC	42	0A	0.4	8	INX H		_	
	70	72	UA	P 1	9	MOV M, A	0003	3	0
	SP	FF	FF		10	hlt	0004	4	0

Input:

0000H = 10

0001H = 20

Output:



SUBJECT CODE: 203105254

PRACTICAL 4

AIM: Write an assembly language code in GNUsim8085 to implement Addition of two 16-bit Numbers.

Theory:

Code	Meaning
LHLD 0000H	Load first 16 bit data in HL
XCHG	Move first 16-bit data in register pair DE
LHLD 0002H	Load second 16 bit data in HL
DAD D	Add DE and HL
SHLD 0005H	Store 16-bit result in memory location 0005H and 0006H
HLT	Stop the program

Implementation:

Registers	-		Flag		Load	me at	⊗ê Da	ata 🍪 S	Stack 4	KeyPad
А	1	lE	S	0	1	;Maitry Shah	Start			
BC	00	00			2	;200303108755				
DE	14	0A	Z	0	3	LHLD 0000H XCHG	Addre	ess (Hex)	Address	Data
HL	3C	28	4.0		5	LHLD 0002H	000		0	10
PSW	00	00	AC	0	6 7	DAD D SHLD 0005H	000		1	20
					8	hlt	000	2	2	30
PC	42	0C	P	1			000	3	3	40
SP	FF	FF					000	4	4	0
Int-Reg	(00	C	0			000	5	5	40
o - .		_					000	6	6	60

Input:

0000H = 10

0001H = 20

0002H = 30

0003H = 40

Output:

0005H = 40

SUBJECT CODE: 203105254

B.Tech IT Year 2nd Semester 4th


PRACTICAL 5

AIM: Write an assembly language code in GNUsim8085 to implement Multiplication of two 8bit Numbers.

Theory:

Color	Tax
Code	Meaning
MVI D,00	Load data into register D
MVI A,00	Load data into register A
LXI H,0000H	Load data from memory location 0000H
MOV B,M	Move the contents of the memory location to the register B
INX H	HL register pair is incremented by 1
MOV C,M	Move the contents of the memory location to the register C
LOOP: ADD B	Add data of memory with accumulator
JNC NEXT	Program sequence is transferred to a particular
INR D	Increment memory location pointed by HL pair
NEXT: DCR C	Decrement memory location pointed by HL pair.
JNZ LOOP	Jumps to the address if zero flag is 0
STA 0003H	Store accumulator contents in memory
MOV A,D	Move data from accumulator to memory
STA 0004H	Store accumulator contents in memory
HLT	Stop the program

Implementation:



Input: Output:

0000H = 5 0003H = 15

SUBJECT CODE: 203105254 B.Tech IT Year 2nd Semester 4th


PRACTICAL 6

AIM: Write an assembly language code in GNUsim8085 to implement Division of two 8bit Numbers.

Theory:

Code	Meaning
LXI H,0000H	Load the HL pair register with the address 000H of memory location
MOV B,M	Copies the content of memory into register B
MVI C,00H	Assign 00 to C
INX H	Increment register pair HL
MOV A,M	Copies the content of memory into accumulator
CMP B	Compares the content of accumulator and register B
JC LOOP	Jump to address if carry flag is set
SUB B	Subtract the content of accumulator with register B and store the result in accumulator
INR C	Increment the register C
JMP NEXT	Control will shift to next memory address
STA 0004H	Stores the remainder at memory location 0004H
MOV A,C	Copies the content of register C into accumulator
STA 0005H	Stores the remainder at memory location 0005H
HLT	Stops executing the program and halts any further execution

Implementation:



Input: Output:

0000H = 3 0004H = 1 0005H = 10



SUBJECT CODE: 203105254 B.Tech IT Year 2nd Semester 4th


PRACTICAL 7

AIM: Write an assembly language code in GNUsim8085 to add two 8 bit numbers stored in memory and also storing the carry.

Theory:

Code	Meaning
LXI H,0000H	Load H-L pair with address 0000H
MOV A,M	Move 1st operand from memory to register A
INX H	Increment H-L pair
MOV D,M	Move 2 nd operand from memory to register D
MVI C,00H	Initialize register C with 00H
ADD D	Add B with A
JNC 000AH	Jump to address 000AH if there is no carry
INR C	Increment register C
INX H	Increment HL pair
MOV M,A	Move the result from register A to memory
INX H	Increment HL pair
MOV M,C	Move carry from register C to memory
HLT	Stop program

Implementation:



Input:	Output:
0000H = 250	0002H = 22
0001H = 28	0003H = 1
	C = 1



B.Tech IT Year 2nd Semester 4th

PRACTICAL 8

AIM: Write an assembly language code in GNUsim8085 to store numbers in reverse order in memory location.

Theory:

Code	Meaning
LDA 0000H	Load value of memory location 0000H in Accumulator A
RLC	Rotate content of accumulator left by 1 bit
RLC	Rotate content of accumulator left by 1 bit
RLC	Rotate content of accumulator left by 1 bit
RLC	Rotate content of accumulator left by 1 bit
STA 0002H	Store content of A in memory location 0002H
HLT	Stop program

Implementation:

Reg	jisters	-		Flag]	Load	me at	ණි Data ණි	Stack 4	KeyPad
	Α	C4		5	0	1	;Maitry Shah	Start		
1	ВС	03	01			2	;200303108755	Start		
,	DE	1C	0A	Z	0	3	LDA 0000H	Address (Hex)	Address	Data
						4	RLC RLC	0000	0	76
/	HL	00	03	AC	0	5 6	RLC	0001	1	0
P	SW	00	00	AC	U	7	RLC			-
						8	STA 0002H	0002	2	196
<i> </i>	PC	42	0B	P	0	9	hlt	0003	3	0

Input:

0000H = 76

Output: