Announcement

- Midterm next Wednesday (Oct 16) after the Fall break
 - Two crib sheets (front and back) allowed
 - No Calculator or laptop
 - Closed book
- Sample midterm posted on Piazza
- Instructor out of town next week (a TA will proctor)
- Additional office hours this Friday (TBD)

Program Optimization (Cont'd)

B&O Readings: 5

CSE 361: Introduction to Systems Software

Instructor:

I-Ting Angelina Lee


Loop Unrolling with Reassociation (2x1a)

```
void unroll2aa combine(vec ptr v, data t *dest)
{
    long length = vec length(v);
    long limit = length-1;
    data t *d = get vec start(v);
    data t x = IDENT;
    long i;
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i+=2) {
       x = x OP (d[i] OP d[i+1]);
    /* Finish any remaining elements */
    for (; i < length; i++) {
       x = x OP d[i];
                                  Compare to before
                                  x = (x OP d[i]) OP d[i+1];
    *dest = x;
```

- Can this change the result of the computation?
- Yes, for FP. Why?

Reassociated Computation

$$x = x OP (d[i] OP d[i+1]);$$



What changed:

 Ops in the next iteration can be started early (no dependency)

Overall Performance

- N elements, D cycles latency/op
- (N/2+1)*D cycles:

$$CPE = D/2$$

Effect of Reassociation

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.01	3.01	5.01
Unroll 2x1	1.01	3.01	3.01	5.01
Unroll 2x1a	1.01	1.51	1.51	2.51
Latency Bound	1.00	3.00	3.00	5.00
Throughput Bound	0.50	1.00	1.00	0.50

- Nearly 2x speedup for Int *, FP +, FP *
 - Reason: Breaks sequential dependency

$$x = x OP (d[i] OP d[i+1]);$$

Haswell CPU

Multiple instructions can execute in parallel

2 load, with address computation

1 store, with address computation

4 integer

2 FP multiply

1 FP add

1 FP divide

Some instructions take > 1 cycle, but can be pipelined

Instruction	Latency	Cycles/Issue
Load / Store	4	1
Integer Multiply	3	1
Integer/Long Divide	3-30	3-30
Single/Double FP Multiply	5	1
Single/Double FP Add	3	1
Single/Double FP Divide	3-15	3-15

Effect of Reassociation

Method	Integer		Double FP		
Operation	Add	Mult	Add	Mult	
Combine4	1.27	3.01	3.01	5.01	
Unroll 2x1	1.01	3.01	3.01	5.01	
Unroll 2x1a	1.01	1.51	1.51	2.51	
Latency Bound	1.00	3.00	3.00	5.00	
Throughput Bound	0.50	1.00	1.00	0.50 ↑	

4 func. units for int +

1 func. units for FP +

2 func. units for FP *

2 func. units for load

2 func. units for load

2 func. units for load

- Nearly 2x speedup for Int *, FP +, FP *
 - Reason: Breaks sequential dependency

$$x = x OP (d[i] OP d[i+1]);$$


Loop Unrolling with Separate Accumulators

(2x2)

```
void unroll2a combine(vec_ptr v, data_t *dest)
{
    long length = vec length(v);
    long limit = length-1;
    data t *d = get vec start(v);
    data t x0 = IDENT;
    data t \times 1 = IDENT;
    long i;
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i+=2) {
       x0 = x0 \text{ OP d[i]};
       x1 = x1 OP d[i+1];
    /* Finish any remaining elements */
    for (; i < length; i++) {
        x0 = x0 \text{ OP d[i]};
    *dest = x0 OP x1;
```

Different form of reassociation

Separate Accumulators



What changed:

Two independent "streams" of operations

Overall Performance

- N elements, D cycles latency/op
- Should be (N/2+1)*D cycles:
 CPE = D/2
- CPE matches prediction!

Unrolling & Accumulating

Idea

- Can unroll to any degree L
- Can accumulate K results in parallel
- L must be multiple of K

Limitations

- Diminishing returns
 - Cannot go beyond throughput limitations of execution units
- Large overhead for short lengths
 - Finish off iterations sequentially

Accumulators

Unrolling & Accumulating: Double *

Case

- Intel Haswell
- Double FP Multiplication
- Latency bound: 5.00. Throughput bound: 0.50

FP *	Unrolling Factor L							
K	1	2	3	4	6	8	10	12
1	5.01	5.01	5.01	5.01	5.01	5.01	5.01	
2		2.51		2.51		2.51		
3			1.67					
4				1.25		1.26		
6					0.84			0.88
8						0.63		
10							0.51	
12								0.52

Accumulators

Unrolling & Accumulating: Int +

Case

- Intel Haswell
- Integer addition
- Latency bound: 1.00. Throughput bound: 0.50

FP *	Unrolling Factor L							
K	1	2	3	4	6	8	10	12
1	1.27	1.01	1.01	1.01	1.01	1.01	1.01	
2		0.81		0.69		0.54		
3			0.74					
4				0.69		1.24		
6					0.56			0.56
8						0.54		
10							0.54	
12								0.56

Achievable Performance

Method	Integer		Double FP		
Operation	Add	Mult	Add	Mult	
Best	0.54	1.01	1.01	0.52	
Latency Bound	1.00	3.00	3.00	5.00	
Throughput Bound	0.50	1.00	1.00	0.50	

- Limited only by throughput of functional units
- Up to 42X improvement over original, unoptimized code

Programming with AVX2

YMM Registers

- 16 total, each 32 bytes
- 32 single-byte integers




- 16 16-bit integers
- 8 32-bit integers
- 8 single-precision floats
- 4 double-precision floats
- 1 single-precision float
- 1 double-precision float

SIMD Operations


■ SIMD Operations: Single Precision

vaddps %ymm0, %ymm1, %ymm1



SIMD Operations: Double Precision

vaddpd %ymm0, %ymm1, %ymm1



Using Vector Instructions

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Scalar Best	0.54	1.01	1.01	0.52
Vector Best	0.06	0.24	0.25	0.16
Latency Bound	0.50	3.00	3.00	5.00
Throughput Bound	0.50	1.00	1.00	0.50
Vec Throughput Bound	0.06	0.12	0.25	0.12

Make use of AVX Instructions

- Parallel operations on multiple data elements
- See Web Aside OPT:SIMD on CS:APP web page

Today

- Overview
- Machine-Independent Optimizations
 - Code motion/precomputation
 - Strength reduction
 - Common Subexpression Elimination
 - Removing unnecessary procedure calls
- Optimization Blockers
 - Procedure calls
 - Memory aliasing
- Exploiting Instruction-Level Parallelism
- Dealing with Conditionals

What About Branches?

Challenge


Instruction Control Unit must work well ahead of Execution Unit to generate enough operations to keep EU busy

```
404663:
                  $0x0,%eax
         mov
                                       Executing
404668:
                  (%rdi),%rsi
          cmp
                  404685
40466b:
                                           How to continue?
         jge
40466d:
                  0x8(%rdi),%rax
         mov
404685:
          repz retq
```

 When encounters conditional branch, cannot reliably determine where to continue fetching

Branch Outcomes


- When encounter conditional branch, cannot determine where to continue fetching
 - Branch Taken: Transfer control to branch target
 - Branch Not-Taken: Continue with next instruction in sequence
- Cannot resolve until outcome determined by branch/integer unit



Branch Prediction

Idea

- Guess which way branch will go
- Begin executing instructions at predicted position
 - But don't actually modify register or memory data



Branch Prediction Through Loop

```
Assume
401029:
          vmulsd (%rdx),%xmm0,%xmm0
40102d:
          add
                  $0x8,%rdx
                                            vector\ length = 100
401031:
                  %rax,%rdx
          cmp
                               i = 98
401034:
                  401029
          jne
                                            Predict Taken (OK)
401029:
          vmulsd
                  (%rdx),%xmm0,%xmm0
40102d:
          add
                  $0x8,%rdx
401031:
                  %rax,%rdx
          cmp
                               i = 99
401034:
                  401029
          jne
                                            Predict Taken
                                            (Oops)
401029:
          vmulsd (%rdx),%xmm0,%xmm0
40102d:
                  $0x8,%rdx
          add
                                                            Executed
                                            Read
                  %rax,%rdx
401031:
          cmp
                               i = 100
                                            invalid
401034:
                  401029
          jne
                                            location
401029:
          vmulsd
                  (%rdx),%xmm0,%xmm0
                                                             Fetched
40102d:
          add
                  $0x8,%rdx
401031:
                  %rax,%rdx
          cmp
                               i = 101
401034:
          jne
                  401029
```

Branch Misprediction Invalidation

```
Assume
401029:
          vmulsd (%rdx), %xmm0, %xmm0
40102d:
          add
                  $0x8,%rdx
                                             vector\ length = 100
401031:
                  %rax,%rdx
          cmp
                               i = 98
401034:
                  401029
          jne
                                             Predict Taken (OK)
401029:
          vmulsd (%rdx),%xmm0,%xmm0
40102d:
          add
                  $0x8,%rdx
401031:
                  %rax,%rdx
          cmp
                               i = 99
401034:
                  401029
          jne
                                             Predict Taken
                                             (Oops)
          vmulsd (%rdx), %xmm0, %xmm0
401029:
40102d:
          add
                  $0x8,%rdx
401031:
                  %rax,%rdx
          cmp
                               i = 100
401034:
                  401029
          jne
                                                Invalidate
401029:
          vmulsd (%rdx).%xmm0.%xmm0
401024.
          add
                  $0v8 grdv
401031 •
                  %rax %rdx
          cmp
                               i = 101
401034:
                  101020
          ine
```

Branch Misprediction Recovery

```
401029:
         vmulsd (%rdx),%xmm0,%xmm0
40102d:
         add
                 $0x8,%rdx
                                  i = 99
                                             Definitely not taken
401031:
                 %rax,%rdx
        cmp
401034:
                 401029
       jne
401036:
       jmp
                 401040
                                                Reload
                                                Pipeline
401040:
         vmovsd %xmm0,(%r12)
```

Performance Cost

- Multiple clock cycles on modern processor
- Can be a major performance limiter

Getting High Performance

- Good compiler and flags
- Write smart code
 - Watch out for hidden algorithmic inefficiencies
 - Write compiler-friendly code
 - Watch out for optimization blockers: procedure calls & memory references
 - Look carefully at innermost loops (where most work is done)

Tune code for machine

- Exploit instruction-level parallelism
- Avoid unpredictable branches
- Make code cache friendly (Covered later in course)