Virtual Memory (Cont.)

B&O Readings: 9.1-9.8

CSE 361: Introduction to Systems Software

Instructor:

I-Ting Angelina Lee

Virtual Memory

Programmer's view of virtual memory

- Each process has its own private linear address space
- Cannot be corrupted by other processes

System view of virtual memory

- Uses memory efficiently by caching virtual memory pages
 - Efficient only because of locality
- Simplifies memory management and programming
- Simplifies protection by providing a convenient interpositioning point to check permissions

Today

- Address translation
- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping


VM Address Translation

- Virtual Address Space
 - $V = \{0, 1, ..., N-1\}$
- Physical Address Space
 - *P* = {0, 1, ..., M−1}
- Address Translation
 - Virtual Address → Physical Address
 - Translation fails if virtual address **a** is not in physical memory
 - on disk (page fault)
 - Invalid (seg fault)

Some Address Translation Symbols

- Basic Parameters
 - N = 2ⁿ: Number of addresses in virtual address space
 - M = 2^m: Number of addresses in physical address space
 - **P** = **2**^p : Page size (bytes)
- Components of the virtual address (VA)
 - VPO: Virtual page offset, VPN: Virtual page number
- Components of the physical address (PA)
 - PPO: Physical page offset (= VPO), PPN: Physical page number

Virtual address




E.g., "4th byte on page 2"


Physical address

E.g., "4th byte on page 1002"

Address Translation With a Page Table




Address Translation: Page Hit




- 1) Processor sends virtual address to MMU
- 2-3) MMU fetches PTE from page table in memory
- 4) MMU sends physical address to cache/memory
- 5) Cache/memory sends data word to processor

Address Translation: Page Fault



- 1) Processor sends virtual address to MMU
- 2-3) MMU fetches PTE from page table in memory
- 4) Valid bit is zero, so MMU triggers page fault exception
- 5) Handler identifies victim (and, if dirty, pages it out to disk)
- 6) Handler pages in new page and updates PTE in memory
- 7) Handler returns to original process, restarting faulting instruction

Integrating VM and Cache




VA: virtual address, PA: physical address, PTE: page table entry, PTEA = PTE address

Speeding up Translation with a TLB


- Page table entries (PTEs) are cached in L1 like any other memory word
 - PTEs may be evicted by other data references
 - PTE hit still requires a small L1 delay
- Solution: *Translation Lookaside Buffer* (TLB)
 - Small hardware cache in MMU
 - Maps virtual page numbers to physical page numbers
 - Contains complete page table entries for small number of pages

Accessing the TLB

MMU uses the VPN portion of the virtual address to access the TLB:




TLB Hit



A TLB hit eliminates a memory access

TLB Miss



A TLB miss incurs an additional memory access (the PTE)

Fortunately, TLB misses are rare. Why?

Full Summary of Translation Symbols

Basic Parameters

- N = 2ⁿ: Number of addresses in virtual address space
- M = 2^m: Number of addresses in physical address space
- P = 2^p : Page size (bytes)

Components of the virtual address (VA)

TLBI: TLB index in which set in TLB is the translation? divide up

TLBT: TLB tag how do I know I got the right translation?

■ **VPO**: Virtual page offset which byte in the page do I want? (don't translate)

■ VPN: Virtual page number upper bits of v. address → translate this!

Components of the physical address (PA)

- **PPO**: Physical page offset (same as VPO) which byte in the page do I want?
- **PPN:** Physical page number in which page in memory is my data?
- CO: Byte offset within cache line which byte in the line do I want? 2 ways to
 CI: Cache index in which set in \$ is the data? divide up
- CI: Cache index in which set in \$ is the data? divide up
 CT: Cache tag how do I know I got the right data? addr bits

2 ways to

Today

- Address Translation
- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping

Review of Symbols

Basic Parameters

- N = 2ⁿ: Number of addresses in virtual address space
- M = 2^m: Number of addresses in physical address space
- P = 2^p : Page size (bytes)


Components of the virtual address (VA)


TLBI: TLB index

TLBT: TLB tag

VPO: Virtual page offset

VPN: Virtual page number





Components of the physical address (PA)

PPO: Physical page offset (same as VPO)


PPN: Physical page number

CO: Byte offset within cache line

CI: Cache index

CT: Cache tag


(bits per field for our simple example)



Simple Memory System Example

Addressing

- 14-bit virtual addresses
- 12-bit physical address
- Page size = 64 bytes



Simple Memory System Page Table

Only showing first 16 entries (out of 256, shown in hex)

Page Table

VPN is the index → into the Page Table


	VPN	PPN	Valid
•	00	28	1
	01	_	0
	02	33	1
	03	02	1
	04	_	0
	05	16	1
	06	_	0
	07	_	0

VPN	PPN	Valid
08	13	1
09	17	1
0A	09	1
ОВ	_	0
0C	_	0
0D	2D	1
0E	11	1
OF	0D	1

← Page Table Entry

Simple Memory System TLB


- 16 entries
- 4-way associative



Set	Tag	PPN	Valid	Tag	PPN	Valid	Tag	PPN	Valid	Tag	PPN	Valid
0	03	_	0	09	0D	1	00	-	0	07	02	1
1	03	2 D	1	02	-	0	04	-	0	0A	-	0
2	02	_	0	08	_	0	06	-	0	03	-	0
3	07	_	0	03	0D	1	0A	34	1	02	-	0

Simple Memory System Cache


- 16 lines, 4-byte block size
- Physically addressed
- Direct mapped




ldx	Tag	Valid	В0	B1	B2	В3
0	19	1	99	11	23	11
1	15	0	-	ı	-	-
2	1B	1	00	02	04	08
3	36	0	_	_	_	-
4	32	1	43	6D	8F	09
5	0D	1	36	72	F0	1D
6	31	0	_	_	_	_
7	16	1	11	C2	DF	03

ldx	Tag	Valid	<i>B0</i>	B1	B2	В3
8	24	1	3A	00	51	89
9	2D	0	ı	ı	1	_
A	2D	1	93	15	DA	3B
В	0B	0	-	_	-	_
С	12	0	_	_	_	-
D	16	1	04	96	34	15
Е	13	1	83	77	1B	D3
F	14	0	_	_	_	_


Virtual Address: 0x03D4









Virtual Address: 0x03D4









Virtual Address: 0x028F









Virtual Address: 0x028F









Virtual Address: 0x0060








Virtual Address: 0x0060








Today


- Address Translation
- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping

Multi-Level Page Tables


- Suppose:
 - 4KB (2¹²) page size, 48-bit address space, 8-byte PTE
- Problem:
 - Would need a 512 GB page table!
 - \bullet 2⁴⁸ * 2⁻¹² * 2³ = 2³⁹ bytes
- Common solution: Multi-level page table
- Example: 2-level page table
 - Level 1 table: each PTE points to a page table (always memory resident)
 - Level 2 table: each PTE points to a page (paged in and out like any other data)




A Two-Level Page Table Hierarchy




Translating with a k-level Page Table




Intel Core i7 Memory System




End-to-end Core i7 Address Translation



Core i7 Page Table Translation




Cute Trick for Speeding Up L1 Access




Observation

- Bits that determine CI identical in virtual and physical address
- Can index into cache while address translation taking place
- Generally we hit in TLB, so PPN bits (CT bits) available next
- "Virtually indexed, physically tagged"
- Cache carefully sized to make this possible


Virtual Address Space of a Linux Process



Linux Organizes VM as Collection of "Areas"



Linux Page Fault Handling




Today

- Address Translation
- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping

Memory Mapping


- VM areas initialized by associating them with disk objects.
 - Process is known as memory mapping.
- Area can be backed by (i.e., get its initial values from) :
 - Regular file on disk (e.g., an executable object file)
 - Initial page bytes come from a section of a file
 - Anonymous file (e.g., nothing)
 - First fault will allocate a physical page full of 0's (demand-zero page)
 - Once the page is written to (dirtied), it is like any other page
- Dirty pages are copied back and forth between memory and a special swap file.

Sharing Revisited: Shared Objects




Process 1 maps the shared object.

Sharing Revisited: Shared Objects




- Process 2 maps the shared object.
- Notice how the virtual addresses can be different.

Sharing Revisited: Private Copy-on-write (COW) Objects



- Two processes mapping a private copy-on-write (COW) object.
- Area flagged as private copy-onwrite
- PTEs in private areas are flagged as read-only

Sharing Revisited: Private Copy-on-write (COW) Objects



- Instruction writing to private page triggers protection fault.
- Handler creates new R/W page.
- Instruction restarts upon handler return.
- Copying deferred as long as possible!

User-Level Memory Mapping

- Map len bytes starting at offset offset of the file specified by file description fd, preferably at address start
 - start: may be 0 for "pick an address"
 - prot: PROT READ, PROT WRITE, ...
 - flags: MAP_ANON, MAP_PRIVATE, MAP_SHARED, ...
- Return a pointer to start of mapped area (may not be start)

User-Level Memory Mapping

