## Assignment-I

Explain about fixed point and floating point Repressention.

## Fixed point Represention

This represention has fixed number of bits for integer past and sor tractional past. for example it given fixed point represention is IIII. FFFF. they you can store minimum value is 0000.00001 and maximum value is 9999.9999. There are three parts of a fixed point number representation. the sign field integer field and fractional field.

Usigned fixed point Signed fixed point	I'ntegral Fraction		
	sign	integoz	fraction

we can represent these humber using

- > signed representation: range from-(2 CK-1) to 2 CK-1)-1) to K
- => 1'S complement representation: range 150m (2 Ch-1) +02 (h-1) +08
- => 2's complementation representation: range from

   (2(k-1)) to (2(k-1)) to 8 kt bits

2's complementation representation is preferred in computer system because of unambiguous property and easier too arithemetic operations

example: Assume number is using 32-bit format which reserve 1 bit for the sign 15 bits for the Integer part and 16 bits for the fractional part.

Then -43.625 is represented as tellowing

1	000000000000000000000000000000000000000	10100000000000000
Sign	in teges bast	Fractional part


Flowling point Represention

This represention does not reserve as becitic number of bits for the integer part of the tractional part. Instead it reverse a certain number of bits

where within that number the decimal place sits.

number has two part the first part represents a signed fixed point number called mantissa. Hatiral point is always interpreted to represent a number in the following Mx re

only the mantissa m and the exponent eare physically represented in the register. A floating-point binary number is represented in a similar mannar except that is used base 2 for the exponent. A floating point number is said to be normalized if the most significant digit of the mantissa.



So, actual number is CI) SCI+m) X2 (e-Bias), where S is the sign bit, m is the mantissa, e is the exponent value, and Bias is the bias number.

2.

Note that signed integers and exponent are represented by either sign representation or one's complement representation, or two's complement representation, or two's complement representation.

the floating point representation is more thexible. Any non-zero number can be represented in the normalized from of ± (1. b1.b2b3) 2x27 This is normalized from of a number x.

What are CPU Registers? Eschlain Them.

CPU registers are small fast storage location within the centeral processing unit (CCPU) of a computer.

They are used to hold data that the CPU needs to access quickly while performaning operations.

Here som common type of CPU registers and their tenction.

Accumulator CACC) used to store intermediate arithemetic and logic results.

program counter (PC) Holds the add rest of the next instruction to be executed.

Instruction Register (TR) contains the current instruction being executed

memory Address Register (MAR) Holds the memory address of dates that needs to be accessed.

memory data Register (MDR) Store the data being transferred to or from the memory location pointed to by the MAR


Status Register: Holds flags that indicate the status of the CPU, such as zero carry, overflow and sign flags

. Construct a Bus system for four Registers using three state Bus Buffers.


A bus system can also be constructed with three -stade gales instead of multiplexers.

The three stade gade is a digital circuit that exhibits three states. Two of the states are signals, equivalent to togic 1 and 0 as in a Conventional gade the third stade is tigh-impedance stade. Three gads may posterm any conventional logic, such as AND or NAND. However the one

most commonly used in the design of a bus system is the buffer gode.




It is distinguished from a normal butter by having both a normal input and a control input. The control Input determines the output state when the control input is equal to 1, the output is enabled and the gate behaves like any conventional butter, with the output equal to the normal input when the control input is o, the output is disabled and the gates goes to a high impedance stude, regardless of the value in the normal input. Because of this teature a large number of three stelle gate output can be connected with wires to soom a common bus Line without endury entry loading effects.



The Construction of a bus system with three state but ess is demonstrated in above tryune. The outbuts of torus butters are connected together to torm a single bus line. The control inputs to the butters determine which of the tour normal inputs will commutatively with the bus line. No more than one butter may be in the active state at any given time.

one way to ensure that no more than one contool input is active at any given time is to use a decoder, as shown in the dragram when the enable input of the decoder is o. all of its toour output are o.

Draw a flowchart torinstruction excle.



White Arithemetic and Logic operations.

## Asithemetic operations

Addition CAPD)

Discription > Adds the values of two operands.

escample > 'A = A+B'

Assembly > 'ADD A.B'

operation > Adds the value in register B to the value in register A, and stores the result in register A.

Substraction (SUB)

Discription = substracts the value of the second operand from the first.

Example > 'A = A-B'

Assembly Instauction => 'SUB A.B'

operation > substracts the value in register B from the value in register A, and stores the result in register A

multiplication (mul)

Discription > multiplies two operands

escample > 'A = A \* B'

Assembly instruction > 'MUL A.B'

Operation > multiplies the value in register A by the value in segister B. and stores the result in segister A.

Oivision (DIV)

Description > civides the sixet operand by the second example >1A = A/B'

Assembly instruction > DIV A.B'

operation 30 wides the value in register A by the value in register B. and Stores the result in register A.

Increment CINC

Description > Increase the value of an operand by one escomple > A = A+11

Assembly instruction > ' (NC A')

operation > Adds 1 to the value in register A

Decrement (DEC)

Description > Decrease the value of an operand by one.

example  $\Rightarrow$  A = A - 1

Assembly instruction > ' Dec A'

operation => substract 1 from the value in register A.

logic operations

auA

Description >> pertorms a bitwise AND operation on two operands

example > 'A = A ANBI

Assembly instruction > 'AND A.B'

in registers A and B. and stores the result in register A

OR

Description => pestorms a bitwise or operation on two operands

Assembly instruction > 'OR A, B'

operation >> performs a bitwise or between the value in registers A and B and stores the gresult in register A

NOT

Description > performs a bitwise NoT operation on an operand

example > 'A=NoT A'

assembly instruction > "NOT A"

operation => Inverte all bits in the value of register A