#### Assignment - 11

Explain about the Design of Micro programme Sequencer.

The basic components of a micro programmed control unit are the control memeory and the circuit that select the senext address. The address selection part is called a micro program seallencer.

There are two multiplexen in the circuit

The first multiplexen delects an address from one

of four sources and sources it into control

address register CAR.

> The second multiplexen test the value of a selected status bit and the result of the test is applied to an input logic circuit.

The output from CAR provides the address sor the control memory. The content of CAR is incremented and applied to one of the multiplexer inputs and to the subsautine register SBR.

The other three inputs to multiplexer come soom

(i) The address field of the present microlastauction


iii, From the out of SBR

(111) from an external source that maps the instruction.

The CD (Condition) field of the missoinatouction selects one of the status bits in the second multiplexan. It has bit scleeted is equal to 1. the Trasiable is equal to 1. otherwise it is equal to 0. The Tradite to gether with two bits from the BR (branch) field goes to an input logic clowit. The input logic in a particular sequencer will determine the type of operation that are available in the unit

The input logic circuit in below tigure has three input Io I, and T and three output So. S. and L. variable So and S. Select one of the source addresses for CAR. variable L enable the load input in SBR The bin any values of Selection variables determine the path in the multiplexen too example with Si. So=10 multiplexen input number 2 is selected and

### Established transfor puth from SBR to GAR



Micro Program Sequencer Lord controlmemory

The touth toble for the input logic circuit is show in table below

BR Field	In but	Mox 1 S. S.	Load SBR
0 0	0 0 0		
0 0		0 0	0
0 (	0 0 1	0 1	0
3 1	0 1 0	0 D	
0 1	0 11	0 0	0
1 0	1 0 X		1
1 1		10	.0
	1 1 X	11	0

Input I, and Io are identical to the bit values in the BR field. The bit values for S, and So dre determined from the Stated function and the path in the multiplezer that establishes the sequired transfer. The substantine of egister is loaded with the incremented value of CAR during a call miscolnstruction (BR = 01) Provided that the status bit condition is satisfied (T=1)

What is are mapping procedures? Explain

### Memory mapping

- >> Direct mapping In cache memory, each block of main memory maps to only cache lime.
- > Associative mapping Any block of main memory can be loaded into any line of the cache it reduces conflicts but requires more complex hardware to chech all cache lines.
- Set. A shock maps to cary line within a specific set.

## Vertual memory mapping

- > paging Divides vistual memory into bixed size pages and physical memory into trames pages are napped to trames allowing non-configuous memory allocation and efficient use of physical memory.
- > segmentation Divides memory into segments based on Logical division like function or data structure each segment has a base address and limit.

### Input low put mapping

memory mapped 10. 10 devices are morphed that the address grace of the processor allowing the same instruction used too accessing memory too to be used too operations.

### File mapping

> me mory mapped tiles maps the contends of a file into the virtual memory space of a process. This allows a tile to be accessed as it it were part of the program's memory enability efficent file manipulation.

### Address mapping

=> logical to physical Address mapping converts logical address generated by the cpo to physical addresses in memory. This mapping is managed by the memory management and common.

# Instruction mapping

=> opcode mapping translate high-level machine instructions
into low level operations or micro operation exection
executed by the processors control unit.


3. What about Booth multiplication Algorithm using flow chart and mumerical escample.


Booth algorithm requires examination of the multiplier bits and shifting of pastial product priors to the shifting the multiplicand may be added to the pastial product. Substracted from the partial or left unchanged according to the following, rules,


- The multiplicand is subtracted from partial product upon encountering the first least significant in a string of 1's in the multiplea.
- en countentry the tirst o in a string of o's in the multiplier.
- > The partial product does not charge when multiplier bit.

The algorithm works for positive or negative multipliers in 2's complement represention. The is because a negative multiplier ends with a string of 1's and the last operation will be a substitution of the appropriate weight.

the two bits of the multiplier in an and centlase inspected. If the two bits are equal to 10. It means that the trest 1 is a string of 1's has been encountered. This requires a subtraction of the multiplicand from the partial product in Ac. It the two bits are equal to 01. It means that the first on a string of 0 in a string of 0's has been encountered.







Direct memory Access (DMA)

The unit communicales with the cpu via the data bus and control lines. The registers in the DMA are selected by the CPU through the address bus by enabling the DS CDMA select) and RS (register select) input the RD (read) and was writes upon are bid isectoral.

when the BG (bus grant) input is o,
the CPU can communicate with the DMA registers
throughthe data bus to read from or write to

the DMA registers when BO = 1 . The CPU has relinquished cceased I the buses and the DMA can communicate directly with the memory by specifying are address bus and activating the PD OX WR control.

The DMA communicates with the external Desibheral through the requet and acknowledge lines by using a prescribed handshahiry procedure. The DMA controller has three registers. an address register a word count register. and a control register. The add ress registed contains an add ress to specity the desired location menory. All registers in the DMA appear to the CPU as I/O Interface registers Thus the CPU can read from or woite into the DMA registers under program contact via the

5. What is pipelining ? Explain about Arithmetic Pipelining.

Pipelining is the process of accumulating instruction from the processor through a pipeline. It allow storing and executing instruction in an orderly Process it is also know as pipeline

Arithmetic pipelining.

A rithmetic pipelines are usually tourd in most of the computers. They are used too trouting point operations. multiplication of fixed point numbers etc for example the input to the floating point Adder Pipe lines is

X - A \* 19

Y = B \* 2"b

Here A and B are man Lissas ( significant degit of floating Point number) while , a and b are exponents The floating point addition and subtraction Compare the exponents

Align the mantissas

. Add or substract mantissas

produce the result.