

12

(90)

90
—

-: HAND WRITTEN NOTES:-


OF

(1)

ELECTRICAL ENGINEERING

-: SUBJECT:-

MICROPROCESSOR



MICROPROCESSOR

(B)

I E S →
Inquire → Obj = 5-6 Q (Q005) + 1 Q (Q006)

Conventional = 30 to 40 marks.

Definition: * It is electronic device that fetch instruction from memory execute them & provide result.

* It is electronic device that have computing & decision making capability.

Memory: ROM = ROM
RAM = Main Memory = Memory.

Note →
→ A MP. can't perform any task on its own.

MP = H/W MP + S/W.


ROM: All system related information store in it
→ It come in the picture at the time of power switch on condition.

RAM: 

Programme or instructions always feed in RAM.
It is also called main memory or memory.

μ-computer → If all the task of CPU performed by MP, then such type of device is known as μ-computer.

$\mu\text{-computer} = \mu\text{P} + \text{Memory} + 2/\text{p device} + \text{O/p device}$.



(4)


→ μ-computer on single platform is known as μ-controller (chip.).

ASIC = Application specific integrated chip.

μ-controller is the example of ASIC design.


Machine Language :- If instructions ~~are~~ ^{of} command written in binary pattern, then such type of language is called m/c language.


→ It is platform dependent language or m/c specific language.



Assembly Language :- If binary command replaced by English like word that is called "Mnemonic" such type of language is called Assembly language.

→ It is also platform dependent language.





(S)

- Assembler is a s/w that converts (translate) A.L → M.L.
- If task is performed by manually then it is known as hand Assembly.

Low level language:


All platform dependent language known as low level language.

Ex → All m/c language & assembly language.

High level language:

All platform independent language known as high level language.

Ex → C, C++.



Compiler: It reads whole program at once produce its object code, that is executed by processor.

→ It is a s/w.

Ex → C, C++.


Interpreter: It reads one instruction at a time produce its object code, that is executed by processor, before reading next instruction from source code.

Ex → BASIC. → It is a s/w.

Note :-

- 8085 is commonly known as 8085 μP.
- It is based upon NMOS tech. (6)
- It is improved version of 8080.
- It is 8 bit μP.

Bit of μP.



- Data executed by μP in one μ/c cycle is bit of μP.
- Size of ALU (Arithmetic & logic unit) is also known as bit of μP.

BUS → It is group of (parallel combination) metal wire that is used for interfacing b/w two different device.

- All instruction of 8080 μP is exactly commo in 8085 μP. → upward compatibility.
- Instruction set of 8080 + R111 + S111 = Inst. set of 8085

<u>μP</u>	<u>bit of μP.</u>	<u>Used tech</u>
4004	4 bit	PMOS
8008	8 bit	NMOS
8080	8 bit	NMOS
8085	8 bit	NMOS
8086	16 bit	HCMOS (i.e. High density CMOS)
80386	8/16 bit	HCMOS

80386 is the externally 8 bit & internally 16 bit μP

80186 → 16 bit
 80286 → 16 bit
 80386 → 32 bit
 80486 → 32 bit.
 80586 → 64 bit MP = Pentium.

(7)

(i) Pentium .
 (ii) Pentium Pro } 64 bit MP .
 (iii) Pentium II .
 (iv) Pentium III .
 (v) Pentium IV .

Note → $\text{mov BC} \equiv 4T$.

$$IT = \frac{1}{f}$$

$$\text{exe. time} = 4T = \frac{4}{f}$$

$$\text{speed} \propto \frac{1}{\text{e. time}} \propto \frac{1}{\frac{4}{f}}$$

speed $\propto \frac{1}{f}$.
 \propto bit of MP.

Architecture of 8085

→ External Arch. → (Pin diagram) (8)
 → Internal Arch.


External Arch. →

- Pin diagram.
- It is 40 pin I.C.
- Pin no. is 20 is GND pin.
- There is no chip enable pin in 8085

→ All 40 pins are pins there if we divide in six groups.

(8)

- * Address Pins.
- * Data Pins.
- * Control & status Pin.
- * Serial data transfer Pin.
- * Externally initiated signal Pin.
- * Power supply & freq. Pin.



Externally initiated signal.

Note →

① No. of pins active low.

IO/M, WR, RD, INTA, RESET IN.

* Advantage of active low

→ Power consumption is less

→ Effect of external noise is less

→ Interfacing will be better.

(2) No. of pins direction outward = 27.

(3) No. of Pins direction inward = 21.

(4) Address Pins.

(9)

→ 16
→ Unidirectional & outward.

→ max^m no. of memory location that can be interfaced = 2^{16} location.

(5) Data Pins.

→ 8

→ Bidirectional.

→ Lower 8 pins of address pins can also be used as data pins.

→ Max. memory that can be interface with $8085 = 2^{16} \times 8$ bits.
 $= 2^{16}$ Byte. $= 65536$ Byte.

2^{10} = kilo. $\equiv 2^6$ K. Byte.

2^{20} = mega. $\equiv 64$ K. Byte.

2^{30} = Giga.

* memory word size → max^m no. of bits that can be stored at particular memory location that is known as word size.

At $2^{16} \times 8$ bits memory. Find max^m no. of Hardware pins. RAM. $= 16 + 8 + V_{cc} + V_{DD} + WR + RD$

add. { $n : [2^n \times d] / d$ } data. $(20 \text{ or } 21)$

may be
may not be

- ④ Control & Status pins
- Control & status pins direction mixed direction
- * $S_1 \} S_2 \}$ By measuring logic on that we can find out which w/c cycle going on inside the MP.

(10)

- * $I_o / M \equiv 1$ = data transfer from 20.
 $\equiv 0$ = data transfer from memory.
- * $\overline{WIR} \equiv 0$ = write operation can be performed.
 $\overline{RD} \equiv 0$ = Read operation can be performed.

Significance of bit:

$\overbrace{1111}^{\text{nibble}}$

$\overbrace{11}^{\text{byte}}$

$\overbrace{1111\ 0111}^{\text{Byte}}$

$\overline{WR} = 0 \quad \} X$

$\overline{RD} = 0$

$\overline{WR} = 1 \quad \} \checkmark$

$RD = 1$


- ⑤ * ALE (address latch enable) : →

ALE = 1

$A_{17} - A_{10} = \text{addr.}$

= 0

$A_{17} - A_{10} = \text{data.}$



Note → A sequential ckt may be a latch if it is level trigger or follows its characteristic eqn in definite duration. (11)

→ A seq. ckt may be a flip flop, if it is edge trigg. or follows its char. eqn in definite time instant.

* $\text{ALE} = 1$
 $A_{D7} - A_{D0} = \text{addr.}$

$\text{ALE} = 0$
 $A_{D7} - A_{D0} = \text{data.}$

* By the use of ALE lower 8 pins of add. pins multiplexed/ demultiplexed as data pins.

* Multiplexing & Demultiplexing = Time division multiplexing = TDM.

* Serial data transfer pins.

SID = serial i/p data through this pin by use RIM inst
SOD = serial o/p data through this pin. by use SIM inst

RIM = Read interrupt mask.

SIM = Set interrupt mask.

* Power supply & freq. pins →


V_{CC} = +5V.

V_{GG} = Ground Pin.

f = operating freq = 3MHz.

→ To get 3MHz clock freq. a 6MHz crystal

oscillator connected b/w X_1 & X_2 , & use a internally divide by two ckt to get 3MHz. clock freq.



(12)

* clock out → By use of this pin clock freq. provide by MP. to other interfaced peripheral for better synchronization.

* externally initiated signal Pins

Interrupts

TRAP

RST 7.5

RST 6.5

RST 5.5

INTR

8, 6 + 8


5 pin or 6 pin (Reset)

↓
H/W interrupt.

+ S/W interrupt.


HOLD → By use of this pin DMA (direct memory access) like peripheral make request to MP. for relinquish to its data pins.

MP → D1
D2



slower.

READY



interface with 8085 MP.

(B)

RESET IN: By use of this pin Reset command gives to MP for reset.

Note: As soon as 8085 MP receive reset command it generate reset out command for reset of other & interfaced peripheral.

INTERNAL ARCHITECTURE.

* ALU Arithmetic & logic unit.

→ Accumulator.

→ Timing & control ckt.

→ Registers.


→ Register array.

* Interrupt control register.

* Temporary Registers.

* Latches.

Registers.



USER accessible = use of in programming.

Note → In 8085, 8, 8 bit register & 2, 16 bit register are used, that are user accessible.


(i) Accumulator →

(14)

- * It is a bit special type of Reg.
- * If in A & L (Arithmetic & logic) operation b/w the two no., then one no. always from accumulator & result will also store in Accumulator.

(ii) Status or Flag Reg →

- * It is a bit special type of Reg.
- * It's definite bits also works as flags.
- * In 8085, 5 flags are define at definite bit of 'flag' Reg.



X = don't care.

Note → status of flag affect according to the condition generate in Arithmetic & logic operation.

(a) Sign flag (S)

If in the final result of arithmetic & logic operation, D_7 bit is '1', then sign flag is set i.e. no. is -ve.

(15)

$$S=1$$

→ if D_7 bit is or MSB = 0, then $S=0$ or no. is +ve

(b) zero flag (Z)

If in the final result of A + L. operation all bits are zero, then $Z = \text{set}(1)$.

otherwise $Z = \text{Reset}(0)$.

	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
	d_7	d_6	d_5	d_4	d_3	d_2	d_1	d_0
$s=0$	0	0	0	0	0	0	0	0
	(∴ Z = 1).							
$s=1$	1	0	0	0	0	0	0	0
$s=1$	1	1	1	1	1	1	1	1

$\{ \rightarrow Z=0 \}$

→ There is no relation among the flags, they affect according the result of A + L operat' respectively.


(c) Parity flag (P) If in the final result of A + L operation, total no. of 1's is even, then parity flag will get set = $P=1$ if total no. of 1's is odd, $P=0$ - Reset.

10100011 $P=1$

10110011 $P=0$

00000000 $P=1$

→ 8085 up. based upon odd parity system.



(16)

② carry flag (CY) If in the A + L operation carry generated / discarded from P_7 bit or from MSB then, $CY = \text{set}(1)$.
otherwise, $CY = 0$ (Reset).

P_7 d_7	P_6 d_6	P_5 d_5	P_4 d_4	P_3 d_3	P_2 d_2	P_1 d_1	P_0 d_0
1	1	0	0	1	0	1	0

Note → In subtraction operation carry flag works as borrow flag.

→ If in the subtraction operatn, borrow is taken at MSB or P_7 bit, then borrow flag will get set; $CY = 1$.
otherwise, $CY = 0$.

P_7 b	P_6 b	P_5 b	P_4 b	P_3 b	P_2 b	P_1 b	P_0 b
1	0	1	0	0	0	1	0
1	1	1	1	0	0	0	1

$CY = 1$.


(c) Auxiliary carry (AC) flag

(17)

During the ADD operation if carry passes from $D_3 - D_4$ or lower nibble to upper nibble then AC flag will set.

$$AC = 1$$

otherwise $AC = 0$.



Note → ④ Five flag divide in two category.

(i) status of flag that affect according final result of ADD operation - (S, Z, P).

(ii) status of flag that affect according condtn generate during the operation. (CY, AC).

④ Out of five flag, status of 4 flag can be used by programmer during the programming (S, Z, P, CY).

→ status of 'AC' flag not available for program

→ status of 'AC' flag used internally for the BCD adjustment of content of accumulator at the time of execution of DAA instruction.

DAA → Decimal adjustment of content of accumulator.


BCD = Binary Coded decimal.

→ It is not binary no. it is binary code decimal.

→ Every digit of bin decimal code is 4 bit of binary.

$$\begin{array}{r}
 \xrightarrow{\quad} 25 = 0010 \quad 0101 \\
 37 = 0011 \quad 0111 \\
 \hline
 62 = \underline{0101} \quad \underline{1100} \rightarrow \text{more than 4 bits} \\
 \hline
 0110 \quad 0010 \\
 \hline
 \end{array}$$

(18)




V. Stack

(iii) Stack Pointer (SP).

- * It is 16 bit special type of reg.
- * S.P. always hold the address of top of stack that define in main memory.

2010 [0010 0000 0001,0000
2011 [0010 0000 0001,0001



Note →
S.P. stores data, & that data is the add. of top of stack.

(iv) Program Counter (PC)

- * It is 16 bit special type of Reg.
- * P.C. will always hold the address of next executing instruction to be fetch.

Ex:

MOV BC

MVI D 20H

LXI H 10 69H.

6/12

(19)

Note → * If a 16 bit no. feed in memory then lower order byte at lower order add. & higher order byte ~~is~~ always at higher order add.

* If a 16 bit no. store in register pair then A bit reg. coupled in specific manner.

$$\begin{matrix} BC \\ DE \\ HL \end{matrix} \left\{ \begin{matrix} \equiv B \\ \equiv D \\ \equiv H \end{matrix} \right.$$

* Higher order byte of 16 bit no. will always store in higher order register. $\begin{matrix} B \\ D \\ H \end{matrix} \left\{ \begin{matrix} \end{matrix} \right.$

& lower order byte always store in lower order register. $\begin{matrix} C \\ E \\ L \end{matrix} \left\{ \begin{matrix} \end{matrix} \right.$

* (PSW) ≡ Program status word.
→ It is 16 bit user define register.

≡ A F
↓
Accumulator → Flag Register

* PROGRAMMING.


Instruction → It is command that gives to CPU to perform a specific task on specific data.

Format of instruction →

Table : operand ; description
(operational code)

Flow chart of execution

20



IWS = Instruction word size.

Total memory location required to feed instruction in memory is called IWS.

→ On the basis of IWS inst. are of three type.

- (i) 1 Byte inst.
- (ii) 2 Byte inst.
- (iii) 3 Byte inst.

Conditions.

① If in the instruction Register, Register pair or no-operand.

$$IWS = 1 \text{ Byte}.$$

MOV BC, 2

LMAX B, 2

HOP.

② If in the instruction a bit no., either as an address or as offset is given then

$$IWS = 2 \text{ Byte}.$$


MVI B $26H$ { IWS = 2 byte.
IN $56H$

(21)

(3) If in the instruction 16 bit no. either a add. or as data is given then
 $IWS \equiv 3$ byte.

LXI B $2016H$ { IWS = 3 byte.
LD A 5926 .

Instruction →



- NAME.
- FORMAT.
- IWS.
- OPERATION.
- STATUS OF FLAG.
- ADDRESSING MODE.
- MACHINE CYCLE.
- T-state.

Note: In 8085 74 opcodes (operational code) are available, by that 256 inst. can be def. But only 246 inst. are available in 8085.

74 opcodes has 11 Groups →

(1st Group) 8 bit data transfer inst.

(a) MOV Rd, Rs.

Rd = destination Reg { A, B, C, D, E, H, L & M.
Rs = source Reg.

→ MOV BC
MOV DE

→ IWS = 1 Byte.

→ operation: When this inst. will execute

then content of source Reg. (R_s) will pass in R_d reg. $[R_d] \leftarrow [R_s]$.

(22)

Ex-1 $[A] = 26H$ $MOV A, C$

$[C] = F6H$ $[A] = F6H$
 $[C] = F6H$.


$\rightarrow M$: It is 8 bit user defined register in main memory & its address is the content of HL register pair.

$[M] = 16H$

$[L] = 9DH$

$\rightarrow MOV B M.$

$[B] = 2CH.$



④ MVI R, 8 bit data

$\rightarrow R = A, B, C, D, E, H, L \text{ and}$

operation: When this instruction will execute 8 bit data given in the instruction will store in R.

$[R] \leftarrow 8 \text{ bit data.}$

Ex-1 $MVI D, 69H.$

$[D] = 69H.$

$\rightarrow 2WS = 2 \text{ bytes.}$

*Note: If op $\#$ has last word is I, then no. given in data of inst. is always data, otherwise no. is address.

$\rightarrow LX B 1013H$
 $\rightarrow 3H 52H$ data
add.

⑥ IN 8 bit port add.


(23)

→ IWS = 2 Byte.

→ operation: When this instruction will execute then 8 bit data available at the port add given in instruction store|pass in Accumulator.

Note → In 8085 I/P + O/P ^{port} ~~code~~ add. is of 8 bit so max. no. of 8/I/P^{device}, that can be connect. = 256 & " " " O/P .. " " " " = $2^8 = 256$

→ Max. no. of 8/I/P + O/P devices that can be connected = $256 + 256 = 512$.



IN A0H

→ [A] = 21H.

⑦ OUT 8 bit port add.



→ IWS = 2 Byte

→ operation: When this inst. will execute content of accumulator will available a 8 bit port add. given in the instruction


Ex1 [A] = F2H
Accumulator.

OUT 53H

53 port add. = F2



Note



$\rightarrow [S3] = F2$
data at the address of S3

Note All above instruction are data transfer instruction, so status of flag will not affect.

2nd Group:

(i) Machine control instruction

(a) NOP no operand:

$\rightarrow IWS = 1 \text{ Byte}$.

\rightarrow operation: When this inst. will execute
up. will not perform any task.

\rightarrow It is used for creation
of delay.

$$\underline{\underline{\text{NOP}}} = 4T = \frac{4}{f} \text{ sec}$$

(b) HLT no operand:

$\rightarrow IWS = 1 \text{ Byte}$

\rightarrow operation: When this inst. will execute
further increment of P.C. will stop.
It means after the execution of HLT
inst., execution of program will terminate.

2000H MOV BC
 2001 MOV D E
 2002 IMVI A 29H
 2004 HLT
 2005 PC = 2005
 PC \leftarrow PC + 1

Note → All above inst. is machine control inst. so status of flag will not affect

(25)

Addressing Mode

Form of address of data given in the inst. is known as addressing mode.

(i) Register add. mode → If address of data given in the form of Reg.

Ex → MOV BC
MOV D B

(ii) Direct add. mode → If add. of data directly given in instruction.

Ex → IN 25H

(iii) Immediate Add. mode → If data itself given in the inst.

Ex → IMVI B 20H

Note → If op-code has last char. 'I' the it is immediate addressing mode & vice-versa is not true.

(iv) Register Indirect / Indirect Reg / Indirect add. mode If add. of data given in the form of content of register.

Ex → MOV B M

(v) Implicit addressing mode / Implied add. mode
If add. of data is not required & it is defined in opcode.
Ex NOP, HLT, CMA.

(26)

3rd group.

(i) 8 bit Arithmetic instruction

(a) ADD R.

→ IWS = 1 Byte.

→ R = A, B, C, D, E, H, L, & M.

→ operation: When this inst. will execute content of 'R' will get added [A] & final result will store in [A].

$$[A] \leftarrow [A] + [R].$$

Ex [A] = 29H.

[B] = 56H.

ADD B.

$$\begin{array}{r} [A] = 00\ 10\ 1001 \\ [B] = 01\ 01\ 0110 \\ \hline [A] = 01\ 11\ 1111 = 7FH \end{array}$$

$$\boxed{R = [B] = 56H}.$$

Ex [H] = 20H


[L] = F6H

[A] = 10H.

ADD M

[A] = 00010000

[M] = 00010010



* R ≠ M = Register add Mode.

R = M = Indirect " "]

(b) ADD 8 bit data

(27)

→ ZWS = 2 Byte.

→ operation: When this inst. will execute, 8 bit data will 'add' in content of acc. & result will store in [A].

$$[A] \leftarrow [A] + 8 \text{ bit data}$$

→ Add mode = Immediate.

(c) SUB R

→ ZWS = 1 Byte

→ R = A, B, C, D, E, H, L, M.

→ operation: [R] will get subtracted from content of accumulator & result will store in Accu.

$$[A] \leftarrow [A] - [R]$$

→ Add mode → R ≠ M Register add.
R = M Indirect Reg. add.

(d) SUI 8 bit data

→ ZWS = 2 Byte

→ operation: 8 bit data given in the inst. will get subtracted from content of [A] & result will store in [A].

$$[A] \leftarrow [A] - 8 \text{ bit data}$$

→ Add mode → Immediate.

(e) SMR R

→ ZWS = 1 Byte.

→ R = A, B, C, D, E, H, L, M.

operation: content of R increased by 1 & result will store in R.

$$[R] \leftarrow [R] + 1_{LSB}$$

28

→ Add. mode: $R + M \rightarrow$ Register add. mode.
 $R = M \rightarrow$ Indirect Reg. add.

Ex: MVI B 2AH
2HR B.

$$\begin{array}{r} [B] = 0010\ 1001 \\ [B] = 0010\ 1001 \\ \hline 00101010 \\ \text{A} \\ \boxed{[B] = 2AH} \end{array}$$

④ DCR R

→ IWS = 1 Byte.

→ R = A, B, C, D, E, H, L, M.

operation: content of R decreased by 1 & result will store in R.

$$[R] \leftarrow [R] - 1_{LSB}$$

→ Add. mode: $R + M \rightarrow$ Register add. mode.
 $R = M \rightarrow$ Indirect add. mode.

Note: ① ADD, ADI, SUB, SUI will affect status of all flag.

② INR & DCR will affect only status of four flags [S, Z, AC, P].

→ 2HR & DCR will not affect status of carry flag

$$[B] = FF$$

$$C = \overbrace{1111\ 1111}^{\text{FF}} \\ \underline{0000\ 0000}$$

2HR B.


$$\begin{array}{l} S=0 \\ Z=1 \\ P=1 \\ AC=1 \end{array}$$

$$CY = \text{Previous}$$

i) 8 bit logical instruction.

(29)

① AND operation:



A.B	Y
00	0
01	0
10	0
11	1

a) ANA R.

$\rightarrow \text{IWS} = 1 \text{ Byte}$.

$\rightarrow R = A, B, C, D, E, H, L, M$.

\rightarrow operation: Content of R will get AND operation with content of [A], bit by bit & result will store in A-C.

Ex: $\begin{cases} \text{MVI } A \ 56H \rightarrow [A] = 56H \\ \text{MVI } D \ 29H \rightarrow [D] = 29H \\ \text{ANA } D \end{cases}$

$$\begin{array}{r} [A] = 01010110 \\ [D] = 00101001 \\ \hline [A] = 00000000 \end{array}$$

$$[A] = 00H.$$

$$[D] = 29H.$$

\rightarrow Add mode: $R \neq M \rightarrow$ Reg. Add. mode.
 $R = M \rightarrow$ Indirect Reg. add.

b) ANI 8 bit data

$\rightarrow \text{IWS} = 2 \text{ Byte}$.

\rightarrow operation: 8 bit data given in inst. will get AND operation with content of [A] bit by bit & result will store in [A].

\rightarrow Add. mode: Immediate add. mode.

③ OR operation :

(B)



$$Y = A + B$$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

(a) ORA R

$\rightarrow \text{IWS} \equiv 1 \text{ Byte}$.

$\rightarrow R = A, B, C, D, E, H, L \& M$.

\rightarrow operation's [R] will get OR operation with content of [A] bit by bit & result will store in [A].

\rightarrow Add. mode's $R \neq M \rightarrow$ Register Add. Mode.
 $R = M \rightarrow$ Indirect Reg. Mode.


(b) ORI 8 bit data

$\rightarrow \text{IWS} \equiv 2 \text{ Byte}$.

\rightarrow operation & 8 bit data will get OR operation with content of [A] bit by bit & result will store in [A].

\rightarrow Add. mode's Immediate Addressing.

③ EXOR operation :



$$Y = A \oplus B = \bar{A}B + A\bar{B}$$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

(3) XRA R

$\rightarrow \text{IWS} = 1 \text{ Byte}$

$\rightarrow R \in A, B, C, D, E, H, L, M$.

operation: Content of R will get EX-OR operation with $[A]$, bit by bit & result will store in $[A]$.

Add. mode: $R \neq M \rightarrow \text{Reg. add. Mode}$.
 $R = M \rightarrow \text{Indirect add. Mode}$

~~Ex:~~ ~~Ex:~~ Ex:

$$[A] = 26H \\ [D] = D1H$$

$$\begin{array}{r}
 [A] = 0010\ 0110 \\
 [D] = 1101\ 0001 \\
 \hline
 [A] = 1111\ 0111 \\
 [A] = F7H. \\
 [D] = D1H.
 \end{array}$$

XRA D.

(4) XRI, 8 bit data

$\rightarrow \text{IWS} = 2 \text{ Byte}$.

operation: 8 bit data in instruction will get EX-OR operation with $[A]$, bit by bit & result will store in $[A]$.

Add. mode: Immediate Add. mode.

(5) CMA no operand

\rightarrow complement of accumulator.

Note: $A \xrightarrow{\frac{0}{1}} D \xrightarrow{\frac{1}{0}} Y = \bar{A}$.

$\rightarrow \text{IWS} = 1 \text{ Byte}$.

operation: Content of $[A]$ will get complement bit by bit & result will store in $[A]$.

Add. mode: Implicit.

(3)

$$[A] = 28H \quad | \quad [A] = 00101000 \quad (32) \\ CMA. \quad [A] = 11010111 = 17H$$

Note:

	S	Z	AC	P.	CF
ANA	✓	✓	1	✓	0
ANI	✓	✓	1	✓	0
ORA	✓	✓	0	✓	0
ORI	✓	✓	0	✓	0
XRA	✓	✓	0	✓	0
XRI	✓	✓	0	✓	0
CMA	X	X	X	X	X

✓ = According to the result.

X = Not affected.

1 = set.

0 = reset.

- * ① CMA will not affect status of any flag.
- ② AND, OR, EX-OR will always reset the Carry flag.
- ③ ANY operation always set the AC flag.
- ④ OR & EX-OR operation will always reset the AC flag.
- ⑤ ANY, OR, EX-OR affect other flag as per result

Question: FF00 MVI A 23H

FF02 MVI B 32H.

FF04 XRA B

FF05 AD I 00H

FF07 HLT

After the execution of HLT inst. value of
PC = ? , B = ? , PSW = ?.

Sol: PC = FF0DH.

$$\rightarrow [A] = 23H.$$

$$\rightarrow [B] = 32H$$

$$\rightarrow [A] = 00100011$$

$$[B] = \underline{00110010}$$

$$[A] = \underline{00010001}, [B] = 32H$$

$$[B] = 32H.$$

$$\rightarrow \begin{array}{r} 00H = 10001000 \\ \hline [A] = 10011001 \end{array}$$

$$\text{PSW} = \begin{array}{c} A \xrightarrow{\text{Accumulator}} \\ F \xrightarrow{\text{Flag Reg.}} \end{array} \\ = 9984H.$$

Q12 MVI A 2AH.

ADD A

ORI AF

INR A

CMA

S Z AC P CY

0 0 0 1 0

1 0 0 0 0 1 0 0

8 4

$x=0$

we have
taken don't
care.

Ans After the
execution of program
status of flags.

solt

$$\rightarrow [A] = 2AH$$

$$[A] = 00101010$$

$$[A] = 00101010$$

$$[A] = \underline{01010100}$$

$$AFH = \underline{10101111}$$

$$[A] = \underline{11111111}$$

$$INR A = \underline{00000000}$$

$$[A] = 00000000$$

S Z AC P CY

0 0 1 0 0

1 0 0 1 0

0 1 1 1 0

Pre=0

Flags

(01110)

Q5 Write the one instruction that make content of ACC 00H regardless of its previous status.

Soln (i) $MVI A \text{ } 00H$.

(ii) $SUB A$.

(iii) $ANI \text{ } 00H$.

(iv) $XRA A \rightarrow [A] = \begin{array}{r} 1011011100 \\ 00100100 \\ \hline 00000000 \end{array}$

Q6 After the arithmetic operation b/w the two no., status of flag reg = BBH. then after the arithmetic operation content of [A] may be

~~$\begin{array}{|c|c|c|c|c|c|c|} \hline S & Z & N & V & P & C \\ \hline 1 & 0 & 1 & 1 & 1 & 0 \\ \hline \end{array}$~~

$\begin{array}{l} \leftarrow 11011011 \rightarrow \text{Parity} \rightarrow 1 (\text{Even}) \\ \rightarrow 10110110 \rightarrow \text{Parity} \rightarrow 0 (\text{Odd}) \end{array}$

(Parity).

M. Imp.

* INSTRUCTION CYCLE, M/C CYCLE & T-state

(i) Instruction Cycle: Total time required for execution to complete execution of one instruction is known as instruction cycle.
 → every inst. cycle is the combination of one or more than one m/c cycle.

W/C CYCLE: During the execution of instruction different type of task perform, is known as W/C cycle.

→ In 8085 MP, six types of W/C cycle are defined.

(a) op-code fetch W/C cycle (F/S):

or
machine code fetch W/C cycle

Time required for execution to fetch op-code (W/C code) regarding a instruction from memory is known as op-code fetch W/C cycle.

→ $\overbrace{\text{MOV BC}}^1 \rightarrow 1 \text{ Byte of W/C code.}$
 $\overbrace{\text{CMA}}^1 \rightarrow 1 \text{ Byte of op-code.}$

Note → * It is first or only first W/C cycle of every instruction.

* op-code fetch W/C cycle, is the special case of memory read operation.

$$* F = 4T \\ S = 6T$$

$$\text{T-state} \cdot 1T = \frac{1}{\text{foper.freq.}} \text{ sec}$$

* W/C code regarding, op-code fetch W/C that req. 6T state for W-CODE → .

{ CALL, RET "CRISP"
RESTART
INX, DCX
SPHL, PCHL
PUSH

⑥ Memory Read M.CY (R) :-

Total time required for execution to read 8 bit data from memory.

(36)

$$R = 3T$$

⑦ Memory write M.CY (W) :-

Total time required for execution to store 8 bit data in memory.

$$W = 3T$$

⑧ Input read M.CY (I) :-

Total time required for execution to read 8 bit data from i/p port.

$$I = 3T$$

⑨ o/p write M.CY (O) :-

Total time required for execution to make available 8 bit data at o/p port.

$$O = 3T$$

⑩ Bus idle M.CY (B) :-

Duration for which buses of MP will be in idle condition, during the execution of some specific inst.

$$B = 3T$$

Note :- this m/c cycle is required only in DAD instruction.

	S ₁	S ₀	M	CY	W/R	
op-code Fetch m/c (F/S)	0	0	1	1	1	(37)
memory Read M-CY. (R).	0	0	1	1	0	
Memory write M-CY. (W).	0	1	0	0	1	
Input read M-CY (I).	1	0	1	1	0	
Op write M-CY (O)	1	1	0	0	1	


$\frac{S_1 \ S_0}{1 \ 1}$ op code fetch M-CY.
 $\frac{S_1 \ S_0}{1 \ 0}$ Read operation.
 $\frac{S_1 \ S_0}{0 \ 1}$ Write operation.

$\frac{S_1 \ S_0}{0 \ 0}$ = Bus idle M-Cycle.

Date
01/12/11

Branch operation \Rightarrow

Loop is the special case
of branch operation.



→ In 8085, there exist 3 instrs. defined for
branch operation.

- ① JMP
- ② CALL
- ③ RESTART

JMP → It is of two types -

- ① unconditional jump inst.
- ② conditional jump inst.


(i) unconditional JMP

* JMP 16 bit add.

(38)

→ IWS = 3 Byte .

- operation: When inst. will execute, control/exe
action will JMP at 16 bit add (vector location)
given in the instruction .



Ans

→ Add. Mode → Immediate Add. Mode .

→ It is data transfer instr., so status
of flag will not affect .

(ii) conditional JMP instruction

* JC	16 bit add.; JMP inst. will execute if CY:Flag = 1	CY = 0
INC	16 bit add.; " " " "	Z = 1
JZ	16 bit add.; " " " "	Z = 0
JNZ	16 bit add.; " " " "	S = 0
JP	16 bit add.; " " " "	S = 1
JM	16 bit add.; " " " "	P = 1
JPE	16 bit add.; " " " "	P = 0
JPO	16 bit add.; " " " "	

→ IWS = 3 Byte .

operations, If condition satisfied jmp inst will execute
otherwise skip it.

1005 ~~JPE~~ 16 bit add.

1005 JPE
1006 —
1007 —

(39)

→ Add. Mode → Immediate Add. mode.

→ status of flag will not affect.

* Inst.

(i) MOV BC

M.Cy.

T-state

4T

(ii) MVI D, 29H

F

7T

(iii) MOV B M

FR

7T

(iv) MOV M, D

FR

7T

(v) NOP

FW

4T

(vi) IN 2FH

F R I

10T

1000; (JN)

F. 1001 2F → Port

add.

(B) Controller → goes to this (8).

FR 2

(vii) OUT 25H

F R D

10T

3000 OUT .

3001 25

F

4T

(viii) ADD B

1000H ADD B
Patch

			T-State							
⑤	ADD M	FR	TT							
	2000 ADD M	(40)								
	get data then goes to add of HL (Read) then add.									
⑩	SUB R	F	4T							
⑪	SUB M	FR	TT							
⑫	INR B	F	4T							
⑬	INR M	F. R. W.	REP 10T.							
⑭	DCR D	F	4T.							
⑮	DCR M	FRW	10T.							
⑯	SUI 29H	FR	TT.							
⑰	ANA D	F	4T.							
⑱	ANA M	FR	TT							
⑲	CMA	F	4T.							
⑳	JMP 201SH	FR RR	10T.							
	1000 JMP 1001 15 1002 20									
㉑	JP 1011H	<p>→ Conn " sats, Conn " net sats .</p> <p>FR</p> <table border="1"> <tr> <td>JP 1011</td> </tr> <tr> <td>3000</td> <td>3P</td> </tr> <tr> <td>3001</td> <td>12</td> </tr> <tr> <td>3002</td> <td>10 f</td> </tr> </table>	JP 1011	3000	3P	3001	12	3002	10 f	<p>10T</p> <p>TT,</p> <p>Total add will take 45T</p>
JP 1011										
3000	3P									
3001	12									
3002	10 f									

(i) 16 bit data transfer instruction

41

3
Byte
(a) LXI RP, 16 bit data.

→ IWS = 3 Byte.


→ RP = BC \equiv B
 DE \equiv D.
 HL \equiv H
 SP \equiv P.

→ operation :- 16 bit data will store in RP.
 $[RP] \leftarrow 16 \text{ bit data.}$

ext LXI D 2059H
 [D] = 20H
 [E] = 59H.

→ Add. mode :- Immediate Add. mode.

→ m.cy = FRR \equiv 10T.

3
Byte
(b) LDA, 16 bit address
Note:- 

→ IWS = 3 Byte.

→ operation :- $[A] \leftarrow [16 \text{ bit add}]$
8 bit data available in the memory at 16 bit add. that is given in instruction will load in accumulator.


ext LDA 5029H

$[A] = [5029]$

$[A] = 2DH$

2DH | 5029

→ Add. Mode : Direct add. mode.




④ STA 16 bit add

→ 3ws = 3 Byte

→ operation: [A] \rightarrow [16 bit add]
content of [A] will store at the 16 bit add in memory that is given in the instruction.

→ Add. mode = Direct Add. mode.

→ M-Ly = F R RW \rightarrow 13 T



⑤ LDAX RP.

→ 2ws = 1 Byte.

→ operation: 8 bit data available at the 16 bit add. in memory, that is given in the form of content of RP, will load in Acc.

[BC] = 500FH.

LDAX B.

[A] = 92H



M-Ly - F R

→ Add. Mode's indirect reg. add. mode.

(43)

② STAX RP -

→ IWS = 1 Byte.


→ operation: Content of accumulator will store at 16 bit add. in memory, that is given in the form of content of RP.

$$[A] \rightarrow [R_P]$$

$$[A] = 12H$$

$$LXI D 5089H$$

STAX D



→ m-by :- FW.

Note: for LDAX, STAX.

$$RP = BC \\ DE$$

→ Note: Data transfer inst., so status of flag will not affect.

6th Group.

(ii) 16 bit arithmetic instruction

③ INX RP.

$$RP = BC \\ DE \\ HL \\ FH$$

→ IWS = 1 Byte.

→ operation: Content of RP will increase by one & result will store in RP.

$$R_o \leftarrow R_p + 1_{LSB}$$

→ Add. Mode: Register add.

→ m-by :- S.

(b) DCX RP:

→ IWS: 1 Byte

→ RP = BC
DE
HL.

(44)

→ operation: content of RP decrease by one & result will store in RP.
 $[RP] \leftarrow [RP] + 1$

→ Add. mode: Reg.

→ m-CY's S.

Note!: INX & DCX will not affect status of any flag.

7th Group:

V. Bmp

(i) 8 bit logical rotational inst.

→ These inst. execute on the basis of content of accumulator.

→ When these inst. execute content of [A] will shift by 1 bit, either left or right as per inst.


④ RLC	no. operand; content acc. rotate left by 1 bit without CY	with CY
⑤ RAL	no operand; " " " " " " with CY	without CY
⑥ RRC	no operand; " " " right " " with CY	without CY
⑦ RAR	no operand; " " " " " " with CY	without CY

→ IWS: 1 Byte.


→ operation: content of [A] rotate left or right by 1 bit, as per instruction.

→ Add. mode: Implicit Add. Mode.


NOTE:




(ii) RLC




(iii) RAL



(iii) RRC



(iv) RAR



→ Mn-CY : Fetch (F).

Note: Rotational inst. affect only one flag that is carry flag.

Sol: LXI H, 2000H

memory add.

content

(Q6)

LDA 2002H

2000H

00H

XRA M

2002H

01H

MOV E, A.

2002H

02H

MVI D, 20

2003H

03H

LDAX D.

After the execution
of this program display
at o/p port .

OUT 01.

Sol:

$\rightarrow [H] = 20H, [L] = 00H$.

$\rightarrow [A] = 02H$.

$\rightarrow [A] = 0000\ 0010$

$[M] = 0000\ 0000$

$[D] = 000\ 0\ 0010$

$\rightarrow [E] = 02H, [A] = 02H$.

$\rightarrow [A] = 20H$.

$\rightarrow [A] = 02H$.

$\rightarrow \text{display at o/p} = [A] = 02H$.

Q7
 1000H: MVI A A1H
 1002 LXI H 1007H
 1005 SUB M
 1006 OUT D5H
 1008 HLT.

After the execution
of above program display
at o/p .

(a) A1H (b) 9CH

(c) 05H (d) can't determine

Sol: 1000 $\rightarrow [A] = 1010\ 0001$

$\rightarrow [H] = 10, [L] = 07$.

$\rightarrow \text{SUBM } [A] = 1010\ 0001$

$[M] = 0000\ 0101$

$[D] = \underline{1001}, \underline{0100}$

(Q7)

→ OS REPORT UNIT - L3

Q7

INVI A, FOH
 ORA A
 Loop. INR A
 JNC loop.
 HLT.

How many time loop
 will execute.

Sol's → $[A] = F_0 = 1111\ 0000 \rightarrow CF = 1$

$$\begin{array}{r} & 1111\ 0000 \\ \text{ORA } \rightarrow & \hline \\ & [A] = 1111\ 0000 \\ & \hline & 1 \end{array}$$

$$\rightarrow \text{INRA } [A] = \begin{array}{r} 1111\ 0001 \\ \hline 1111\ 0001 \\ \hline 1111\ 0010 \end{array} CF = 1$$

→ Infinite times loop will execute.

* INR will
 not affect
~~CF~~ flag

8th Group

(i) 8 bit logical compare instruction.

① CMP R.

→ R = A, B, C, D, E, H, L + M.

→ R ≡ 1 Byte.

→ operation = Content of 'R' will compared with content of accumulator & status of flag - affect accordingly.

Note: It is nothing but SUB(A-R) & status of flag will affect according the result of SUB(A-R), but content of A & R will not change. It means, result of SUB(A-R) will discarded.

→ Addl. Mode: $R \neq M$ = Reg. add. mode = F
 $R = M$ = Indirect add. mode = FR

	CY	Z	⇒ Rest of flag according to the result of SUB(A-R).
[A] > [R]	0	0	
[A] < [R]	1	0	
[A] = [R]	0	1	

(4B)

⑥ CPI 8 bit data.

→ 3WS = 2 Byte.
 → operation: 8 bit data compare with content of [A] & according to the result, off status of flag will affect but content of [A] will not change.

→ Add. mode: Immediate Add.

→ Op :- F, R.

→ All flag will affect.

	CY	Z	
[A] > 8 bit data	0	0	
[A] < 8 bit data	1	0	
[A] = 8 bit data	0	1	

⇒ Rest of flag according to the result of SUB(A - 8 bit data).

Note: CMP, CPZ will affect all flag.

sign no. system.

① Direct sign mag. repr.

② 1's complement.

③ 2's complement.

→ In all three one concept is common.


MSB always show the sign of no.

MSB = 1 \equiv -ve.

MSB = 0 \equiv +ve.

(49)

① Direct sign mag. repr.



+5 (0101)

-5 (111011)

→ ② 1's compliment repr. ?
③ 2's compliment reprs. ?

→ in that two concept is common.

(i) +ve no. always written as straight binary
with MSB = 0, either in 1's comp. or 2's comp.
Ex: { given no. in 1's comp. find its decimal eq.

$$0100 = +4$$

$$0110 = +6$$

given no. in 2's comp. find its decimal eq. -

$$0100 = +4$$

$$0110 = +6$$

(ii) If we take 1's compliment or 2's compliment of any binary no. then its sign will be changed but magnitude will be same.

Ex: write -6 in 1's compliment.

$$+6 \equiv 0110 \xrightarrow{1's \text{ comp.}} 1001 \equiv -6.$$

in 2's compliment.

$$+6 \equiv 0110 \xrightarrow{2's \text{ comp.}} 1010 \equiv -6.$$

... write 1's and 2's value

- Expt ① Given no. is in 2's comp. find its decimal eq.
- $$1010 = -(+5) = -5.$$
- ↓
2's.
0101
= 5
- (50)
- Expt ② Given no. in 2's comp. find its decimal eq.
- $$1010 \xrightarrow{2's \text{ comp.}} 0110 = -(6).$$
- Experiment
- * $[A] = 37H \Rightarrow [A] = 00110111$
 $[B] = 25 \quad [B] = 00100101$
 $[A] - [B]$
- $\begin{array}{r} 00110111 \\ - 00100101 \\ \hline 00010010 \end{array}$
- $CY = 0 \quad \left\{ \begin{array}{l} S = 0 \\ Z = 0 \\ P = 1 \end{array} \right.$
 $AC = 2,$
- In computer.
- $A + (-B)$
- $A + (2^5 B)$
- $\begin{array}{r} [A] = 00110111 \\ + 11011011 \\ \hline 00010010 \end{array}$
- $2^5 [B] = + \frac{11011011}{00010010}$
- $CY = 1 \quad \left\{ \begin{array}{l} S = 0 \\ Z = 0 \\ P = 1 \end{array} \right.$
 $AC = 14.$
- * $[A] = 25H \quad [A] = 00100101$
 $[B] = 37H \quad [B] = -00110111$
- in computer
- $\begin{array}{r} [A] = 00100101 \\ + 11011011 \\ \hline 11101110 \end{array}$
- $2^5 [B] = + \frac{11011011}{11101110}$
- $CY = 1 \quad \left\{ \begin{array}{l} S = 1 \\ Z = 0 \\ P = 1 \end{array} \right.$
 $AC = 9.$
- © Wiki Engineering www.raghul.org

- 1st method :
- ① (A-R) direct. $\begin{matrix} CY \\ S \\ P \end{matrix} \left\{ \begin{matrix} \text{use this.} \\ \text{use this.} \end{matrix} \right.$ (S1)
- A + (2^s of R) \rightarrow AC. ? use this.
- ② nd method
- $A - B = A + 2^s \cdot B$. $\begin{matrix} CY = \overline{CY} \\ S \\ 2^s \\ AC \\ P \end{matrix} \left\{ \begin{matrix} \text{use this.} \\ \text{use this.} \end{matrix} \right.$
- Example:
- MVI A 29
ORA A.
RLC
RAL.
HLT.
- After the execution
of prog: content of:
 $A = 2$ & $CY = 0$.
- Sol'n $\rightarrow [A] = 29 = 00101001$
- $\rightarrow OR A$ $\begin{array}{r} 00101001 \\ 00101001 \\ \hline 00101001 \end{array} \rightarrow CY = 0$
- $\rightarrow RLC$ $[A] = 00101001 \rightarrow CY = 0$ without carry.
- $\rightarrow RAL$ $[A] = 01010010 \rightarrow CY = 0$ with carry.
- $[A] = 52H, CY = 0$.

* STACK

→ Stack is the group of continuous memory location in main memory that is used for temporary storage of information during the execution of main program.

(52)

2012

2013


2019

201A.

→ At a time two byte data can store at the top of stack, or two byte data can retrieve from the top of stack.

→ If two byte data stored at the top of stack, it goes upward with numerically decreasing order of its address.

3189H



→ If two byte retrieve from the top of stack, it goes downward with numerically increasing of its address.


→ In 8085, two instructions are defined to store or retrieve the two byte data from the top of stack, i.e. PUSH, POP.

PUSH = store

POP = Retrive.

→ Stack can be initialize in main memory by inst, LXI SP 16 bit data.

* SP = 16 bit data \Rightarrow LXI SP 5089H
SP = 5089H



→ During the execution of CALL subroutine, address of next instruction will store at the top of stack.

→ Stack works on the principle of LIFO = Last i/p ⁱⁿ first o/p. (S3)


* (i) PUSH Rp.

→ $R_p \equiv BC \oplus B$.
 $DE \oplus D$.
 $HL \oplus H$.

PSW = Acc flag Reg.

→ IWS → 1 Byte.
→ operation: When this inst. will execute, the content of register pair will store at the top of stack.

Eg:
LXI SP, 2019H
LXI B, 5686H
→ SP = 2019H
→ [BC] = 5686



PUSH B.

MVI AC.

A = 00.

→ AFTER the execution of PUSH instruction, content of S.P. will decrease by two.

→ Add. mode = Reg. add. mode \leftarrow source data /
2nd. \leftarrow dest. data / reg. mode.

→ M-LY. = 1000 PUSH D
SWW.

Note:- ① It is data transfer instruction. so status of flag will not affect.
② There is no conditional PUSH instr.


(ii) POP Rp

$\rightarrow R_p = \{BCD\}B$
 $\quad DE$
 $\quad HL$
 $PSW \rightarrow Acc. flag$

(54)

$\rightarrow \text{size} = 1 \text{ Byte}$.

\rightarrow operation: When this instr. will execute, content of two byte data of register will retrieve from the top of stack & store in Rp.



\rightarrow After the execution of POP instr., content of S.P. will increase by two.


\rightarrow Add. Mode:- $POP R_p$ \rightarrow source data = indirect
 $\qquad\qquad\qquad$ Reg. add mode
 $\qquad\qquad\qquad$ destination data = Register + add. mode

\rightarrow M-Cy. :- F RR.

Note: POP is data transfer inst, so status of flag will not affect, but in case of POP PSW, status of flag may be affected indirectly.


$\equiv \{ \begin{matrix} SF & Z & AC & P & C \\ 1 & 0 & 0 & 1 & 1 \end{matrix} \}$

POP PSW, $[A] = 16H$
 $[R] = 20H$ $2^4 \times N \times R \times 01$
 $= 01011011010101$



* Subroutine :-

→ It is set of inst. that written separately from main program regarding the task occur in main program frequently.



→ To develop subroutine in 8085 two instrucⁿ are define .

(i) CALL .

(ii) RET .

(i) CALL inst :-

It is of two types -

① unconditional CALL inst.

② conditional CALL inst.


① Unconditional CALL inst ↴

* CALL , 16 bit add

→ IWS = 3 Byte .

→ operation : When this instruction will execute control / execution will transfer at 16 bit vector location given in the instruction but before transfer , address of next instruction will store at the top of stack .


1006 MOV BC
1007 CALL 4219
100A INVI D25H
PUSH



CALL = PUSH + JR

* After the execution of CALL inst content of S will decrease by two .

Add. mode : Immediate add. mode.



Example → 1000H : LXI SP 27 FFH


After
the execution
value of
SP & HL pair.

- ④ 27 FF ▷ 1006
 ⑤ 27 FF ▷ 1003
 ⑥ 27 FF 1006
 ⑦ 27 FF 1003

1003 : CALL 1006H

1006 : POP H

$$\rightarrow \text{SP} = 27 \text{ FFH}$$



(b) Conditional CAL inst.

CC 16 bit add.; CALL inst. will execute if CY=1.

CNC " " ; " " ; " " ; " " ; " " ; " " ; " " ; " " ; CY=0

CZ " " ; " " ; " " ; " " ; " " ; " " ; " " ; " " ; Z=1

CMZ " " ; " " ; " " ; " " ; " " ; " " ; " " ; " " ; Z=0

CP " " ; " " ; " " ; " " ; " " ; " " ; " " ; " " ; B=0

CM " " ; " " ; " " ; " " ; " " ; " " ; " " ; " " ; S=1

CPE " " ; " " ; " " ; " " ; " " ; " " ; " " ; " " ; P=1

CPO " " ; " " ; " " ; " " ; " " ; " " ; " " ; " " ; P=0

→ 2WS = 3 Byte.

→ operation :- If condition satisfy then CALL inst.
will execute otherwise skip it.

→ Add. mode : Immediate Add. mode.

Ex:

(57)

1005 CZ 2068H
10DB MOV BC

Satisf.

1005 CZ → S R RW
~~1006~~ 6B → not satis.
 STX { 1007 20 → SR +
1008 MOVBC

Note: *CALL inst. is data transfer inst., so status of flag will not affect.

* 6th group (Regarding).

16 bit arithmetic inst.

(iii) DAD RP.

→ 2WS = 2 Byte.

→ RP = { B C }
 { D E }
 HL .

* CALL (unconditional or conditional CALL insatisf case) is largest inst of 8085.

≡ 10T.

operation: Content of RP will get added in HL pair & result will stored in HL.

$$[HL] \leftarrow [HL] + [RP]$$

→ Add. mode = reg. add. mode.

* n-cycle = FB B

(i) RET.

It is of two type -

- (a) unconditional RET.
- (b) conditional RET.

Date
3/11/12


Note: It is the last inst. of every subroutine

(ii) Unconditional RET.

* RET no operand

→ 2WS = 1 Byte

→ operation: When this inst. will execute, two byte data retrieve from the top of stack, store in P.C. & next inst. will fetch from there.



P.C. S | 1009 | SP
PC = [1009] < POP.

RET = POP + JMP.

→ Add. Mode:
 ↳ Implicit Add. mode.
 ↳ Reg. indirect Add. mode. [S.P.]

→ M-LY: S RR.

Note: This is data transfer inst. so status of flag will not affect.

→ After the execution of RET inst. content of S.P. will increase by two.

Ex's
1004H LXI SP 2715
CALL 3000H

3000H LXi H 1015H
PUSH B
PUSH PSW
PUSH H
LXi SP 3CF4H
POP H
POP PSW
POP B
RET.

After the execution of this program content of S.P. will be.

Solt

$\rightarrow SP = 2715H$

$\rightarrow 1006 \dots$

$\rightarrow [HL] = 1015H$

$SP = 3CF4H$.

06	$\leftarrow SP-2$
10	SP=2F15H
11	$\leftarrow SP-B=27H$
12	$SP=6H$
13	SP=2
14	SP=2
15	SP=2F15H

(S4)

HL	$\leftarrow SP=3CF4H$
PSW	$\leftarrow SP=3CF6H$
BC	$\leftarrow SP=3CF8H$
PC	$\leftarrow SP=3CFAH$
GG	$\leftarrow SP=3CFCH$
SB	$\leftarrow SP=3CFCH$

(b) Conditional RET inst.

RC no operand; RET inst. will execute if CY=1.

RNC " " ; " " " " " " CY=0

RZ " " ; " " " " " " Z=1

RNZ " " ; " " " " " " Z=0

RP " " ; " " " " " " S=1

RNP " " ; " " " " " " P=1

RPE " " ; " " " " " " P=0

RPO " " ; " " " " " " ..

$\rightarrow IWS = 1 \text{ byte}$.

\rightarrow Operation's if condition satisfy then RET will execute, otherwise skip it.

\rightarrow Add. mode : \rightarrow Indirect Reg. mode
 $\quad\quad\quad$ ↳ Implicit Add mode.


$\rightarrow M-CY \rightarrow$ cond. satisfy $\rightarrow SRR$
cond. not satisfy $\rightarrow SFR$

Note: \rightarrow It is data transfer inst. so status of flag will not affect.

RESTART \Rightarrow

(60)

- It is just like one byte CALL inst.
- This inst. is used when execution trap among the interrupts.
- It is like as S/W interrupt.
- * RSTN no operand
- IWS = 1 Byte.
- N = 0, 1, 2, 3, 4, 5, 6, 7.
- Operation: When this inst. will execute, control (execution) will jump at the specific vector location of memory page no.- 00H.



Note: xx is the hexadecimal conv. of NYB.

$$\frac{16}{16} \mid \frac{16}{16} \mid 0$$

$$(16)_{10} = (10)_H.$$

<u>Inst.</u>	<u>Vector location</u>
RSTN	$00_\underline{XX}$
RST 0	$00_\underline{0}_0H$
RST 1	$00_\underline{0}_1H$
RST 2	$00_\underline{1}_0H$
RST 3	$00_\underline{1}_1H$
RST 4	$00_\underline{2}_0H$
RST 5	$00_\underline{2}_1H$
RST 6	$00_\underline{3}_0H$
RST 7	$00_\underline{3}_1H$

- Add. mode = Implicit add. mode.
- M₁₆ = 5.

Eg: main Prog → 1000: MOV BC
 1001: CALL 5029H
Subroutine 1004: MOV DE.
 [A] = ?.


5029: MVIA 00H
 502B: CALL 502EH
 502E: RET.

(61)

After completing the execution of subroutine when control comes back in main program, at this time value of $[A] = ?$.

Sol: $[A] = 00H$
 $= 01H$.

RET will
 Pop from top of stack.
 i.e. (502B).



$$[A] = 01$$

$$\begin{array}{c} +1 \\ \hline [A] = 02H \end{array}$$

group

* Instruction Related to HL Pair.

i) LHLD 16 bit add.

→ 2WS = 3 Byte.

→ operation: When this inst. will execute, 8 bit data available at the memory location the is given in the inst. Load in L & next 8 bit data at next memory location will load in H.


$$[L] \leftarrow [16 \text{ bit add}]$$

$$[H] \leftarrow [16 \text{ bit add} + 1]$$

memory.

Eg:


$$\begin{aligned} \text{LHLD } &2019 \\ [L] &\leftarrow [(2019)] \Rightarrow [L] = 27H \\ [H] &\leftarrow [2019] \Rightarrow [H] = 60H. \end{aligned}$$



→ Add. Mode = Direct add. mode.

→ m-c cycle : F RR RR → 16T.

1008H LHL P 2019.



(62)

(ii) SHLD P 16 bit add

→ IWS = 3 Byte.


→ Operation: When this inst. will execute content of 'L' will store at the 16 bit memory address that is given in the inst. & content of 'H' will store at next memory address.

[L] → [16 bit add.]

[H] → [16 bit add+1].

→ m-c : F RR WW → 16T.

1006 SHLD P 2015




→ Add. Mode = Direct add. mode.

(iii) XCHG no operand.

→ IWS = 1 Byte.

→ Operation: When this inst. will execute content of HL pair exchange with content of DE pair.



→ Add. mode? Implicit add. mode.
 Register add. mode.


→ M-CY = F.

(63)

(iv) XTHL no operand.

→ IWS = 1 Byte.

→ Operation: When this inst. will execute content of HL pair will exchange from top of stack.



→ For intermediate storage, memory locations are used

XTHL = PUSH + POP.

→ M-CY = F IWS RR.

→ Add. Mode → Implicit Register.
 Indirect Reg.

(v) SPHL no. operand.

→ IWS = 1 Byte.

→ Operation: When this inst. will execute content of HL pair will copy in S.P.

[SP] ← [HL]

Note: It is indirect method to initialize the stack in main memory.

→ Add. mode Implicit reg. add.

→ M-CY = S

LXI SP 2015
1001 CALL 3019H

1004 —

2010 —

SPHL

SP =

2015
SP.

H e

(vi) PCHL no operand

(64)

→ 2WS = 1 Byte.

→ operation: After the execution of this inst.; content of HL pair will copy in P.C.

→ M-Ly = S

→ Add mode's $\begin{cases} \text{implicit} \\ \text{Reg. Add} \end{cases}$

Eg:

1001 LXI H 3125H

After the ex. of

1004 MOV A, 29H

PCHL ins. next. will
fetch from

1006 PCHL

1007 —

soft $\rightarrow [HL] = 3125$

$\rightarrow [A] = 29$

$\rightarrow [PC] = 3125$

Note: All above inst. are data transfer inst., so status of flag will not affect.

10th Group

8 bit advance arithmetic inst.

(ii) ADC R

$\rightarrow R = A, B, C, D, E, H, L, M$.

$\rightarrow 2WS = 1$ Byte.

→ operation: When this inst. will execute content of R will get added in [A] with carry flag status & result will store in [A].
 $[A] \leftarrow [A] + [R] + Q \cdot LS B$.

Q1) MV_A A 25H [A] = 25H (65)
 MV_D D 19H [D] = 19H.
 ORA A [A] = 25H. O_Y = 0.
 ADC D [A] = 0010 0101
 [D] = 0001 1001
 $[A] = \underline{\underline{0011\ 1110}} \rightarrow C_1 = 1$
 $\rightarrow A.C = 0$
 $[D] = 19H.$
 $\rightarrow S = 0$
 $\rightarrow Z = 0$
 $\rightarrow P = 0$

\rightarrow Add. mode? R + M \equiv Reg. add \equiv F.
 $R = M \equiv$ Indirect \equiv F.R.

(ii) AC_I 8 bit data.

\rightarrow QWS \equiv 2 Byte.
 \rightarrow operation: 8 bit data will get added with [A] with carry flag status & result will store in [A].

$$[A] \leftarrow [A] + 8\text{ bit data} + C_{LSB}$$

~~Q2)~~
 \rightarrow Add. mode? Immediate add. mode.
 \rightarrow M - 4 \equiv F.R.

(iii) SBB R

\rightarrow QWS \equiv 1 Byte; R = A, B, C, D, E, H, L & M.
 \rightarrow operation: content of 'R' will get subtract from [A] with carry flag status & result will store in [A].

$$[A] \leftarrow [A] - [R] - C_{LSB}$$

\rightarrow Add. mode? Reg. add. mode.

\rightarrow M - 4 \equiv F
 $\sim m \rightarrow F.R$

(iv) SBB 8 bit data
operation's $[A] \leftarrow [A] - 8 \text{ bit data} - [CY]$
 $\rightarrow \text{IWS} = 2 \text{ Byte}$.
 \rightarrow Add. mode's Immediate.
 $\rightarrow M-CY$. F R.

Note: All above four inst. ADC, AC2, SBB, SBI
is arithmetic inst. so status of all flag will
affect.

11th Group

Some advance inst.

(i) STC no operand

$\rightarrow \text{IWS} = 1 \text{ Byte}$

\rightarrow Operation: After the execution of this inst,
status of carry flag will get set, regardless
of previous status.

\rightarrow Add. mode: Implicit add. mode.

$\rightarrow M-CY$: F

(ii) CMC no operand

$\rightarrow \text{IWS} = 1 \text{ Byte}$.

\rightarrow operation: After the execution of this inst.
status of carry flag will get complement,

$$CY \leftarrow \overline{CY}$$

\rightarrow Add. mode: Implicit add. mode.

$\rightarrow M-CY$: F

Note: STC & CMC affect only one flag that is
carry flag.

(66)

- (67)
- (iii) DAA no operand.
- Decimal adjustment of content of Acc.
- This :- 1 Byte.
- Operation : When this instr. will execute content of [A] will adjust in BCD format by assuming earlier operation was BCD addition.
- Add. mode :- Implicit add. mode.
- M-NYF / Note DAA inst. affect status of all flag.
- Note
- ① If lower nibble of [A] is greater than 1001, 0110 will get added in it.
 - ② If L nibble of [A] is 1001 or less than 1001, but A-C = set, then 0110 will get added in it.
 - ③ If U. nibble of [A] is greater than 1001, 0110 will get added in it.
 - ④ If U. nibble of [A] is equal to 1001 or less than 1001, but CY = set, then 0110 will get added in it.

Ex :-

```

LXI H 8A79H
MOV A,L
ADD H
DAA
MOV H,A
PCHL.
    
```

After the ex. of PCHL
inst. next ins. will fetch
from :

- Ⓐ 6019H
- Ⓑ 0379H
- Ⓒ 6979H
- Ⓓ None of these.

Soln $[H] = 8A79H$

$[A] = 79$

$ADDH \Rightarrow$

$[A] =$

$\rightarrow DAA \Rightarrow [A] =$

$$\begin{array}{r}
0111\ 1001 \\
1000\ 01010 \\
\hline
0000\ 0011 \\
0110\ 0110 \\
\hline
0110\ 1001 \\
\hline
\end{array}$$

2 9 u

0	0	1	1	1
0	0	0	1	0

$\rightarrow [H] = 69H$

$PC \leftarrow [HL]$

$PC = 6979H$

INTERRUPT

(68)

In 8085 five H.W. interrupts are present.

TRAP → Non maskable.

RST 7.5

RST 6.5

RST 5.5

INTR.

Maskable

Note: TRAP also known as RST 4.5.

→ On the basis of different characteristics interrupts are classified in different groups

(i) Maskable & Non-maskable interrupt

Interrupts that can make disable = Maskable int.

Interrupts that can not make disable = Nonmaskable

Note: To control interrupt process in 8085 a interrupt enable flip-flop is present.

→ If interrupt enable ff is set = interrupt process enable.

→ If int. enable ff is reset = interrupt process is disable.

Note: masking & Non masking concept valid only when interrupt process is enable.

→ To set or reset of interrupt enable ff two inst. are defined

(a) EI no operand.

IWS = 1 Byte.

operation: → interrupt enable f.f. will get set.
→ interrupt process will enable.

Add mode = Implicit nobl.

M-Cy. = F.

(b) DI no operand

(69)

$\rightarrow \text{INIS} = 1$

\rightarrow Operation: \rightarrow Interrupt enable flag will get reset
 \rightarrow Interrupt process will disable.

\rightarrow Add. mode: Implicit.

$\text{ON-4} \leftarrow F$.

Note \Rightarrow EI & DI are the micro control inst
so status of flag will not affect.

* Note \Rightarrow TRAP is independent of EI & DI.

(ii) Vectored & Non-vectored interrupt.

In vectored interrupt acknowledge control execution will jump at fixed vector location of memory page 00H.

TRAP
RST 7.5 } vectored.
RST 6.5
RST 5.5
INTR } non-vectored.

Vector location to non vectored interrupt provided externally.


By RST: vectored int.

TRAP
RST 7.5
RST 6.5
RST 5.5

vector location

0 0 24 H
0 0 3C H
0 0 34 H
0 0 2C H

70



$S_1, S_2, S_3 \} \text{ Sensors}$
 $M_1, M_2, M_3 \} \text{ Memory}$

* Triggering:
 Edged < TRAP } Edge trigger.
 and both RST 7.S
 RST 6.S }
 RST 5.S } Level trigger.
 INTR.

* Priority:
 TRAP highest
 RST 7.S
 RST 6.S
 RST 5.S
 INTR. lowest.

Trap has the highest priority, INTR has the lowest priority.

Notes when an interrupt is acknowledged following steps execute automatically.

- (i) Execution of current inst. will complete first.
- (ii) Add. of next inst. will store at the top of stack.
- (iii) 2 inst. will execute automatically.
- (iv) Execution will transfer at interrupt sub routine.

Note → ① Programmer should write EI inst. at the last of interrupt service routine. (71)

Note → ② In externally initiated signal HOLD has the highest priority.

Note → ③ minTime duration for which an interrupt should occur to get definite execution.
 $\equiv 1.8T$.
 $\equiv 17.5T$.

* SIM (Set interrupt mask)

→ This interrupt inst. is used for.

* to mask the interrupt.

* to serial transfer of data through SO17 pin.

Note: This inst. execute on the basis of content of acc.


→ SIM no operand

→ IWS = 1 Byte.

→ Operation: On the basis of accumulator, this inst. execute as per their property.

→ Add Mode: Implicit Add.

→ m-ly 'r' f.



serial data transfer through SO17 pin.

serial data transfer process will enable.

RST 7.5 to be reset. Interrupt to be set.

RST 5.5 to be mask
RST 6.5 to be mask
RST 7.5 to be mask

Ex MV2 A, 0EH. [A] = 00001110
SIM.

(72)

* RIM (Read Interrupt Mask)


- This interrupt inst. is used for.
 - * To know status of pending interrupts.
 - * To know status of masked inter.
 - * Used for serial data transfer through S2P pin.

RIM no operand

- Ans = 1 Byte.
- operation: When this inst. execute according its feature information will load in [A].

→ Add. Mode: Implicit

→ M-Cy: F.



Sol

RIM OUT bit port = seven sig. disp.

Hence RIM & SIM is n/c control inst. so status of flag will not affect.

Q1: EI RIM ANI 0BH SIM.

$$[A] = \begin{matrix} V_7 & V_6 & V_5 & V_4 & \overset{2}{V_3} & V_2 & V_1 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 \end{matrix}$$

$$08 = \frac{0}{0 \quad 0 \quad 0 \quad 0 \quad 1 \quad 0 \quad 0}$$

$$[A] = \begin{matrix} 0 & 0 & 0 & 0 & 1 & 0 & 0 \end{matrix}$$

What kind of task is performed by above set of inst.

- (a) send bit out on S07 pin
- (b) Accept bit in from S27 pin
- (c) ~~Accept RST 7.5 interrupt~~
- (d) Reset RST 7.5 interrupt.

CONV-15 marks.

Q1

$1OT = FRR$	LXI H 2041H
$FT = FR$	MVI A, DGH
$7T = FR$	CMP M.
$4T = F$	MOV B, A
$1OT = FRZ$	IN 20H
$4T = F$	SUB B
$1OT = FRO$	OUT S2H
$6T = PS$	JNZ H
$7T = FW$	MOV M, A
$4T = F$	HLT.

Soln (i) 6 times. (ii) 16 times. (F+R). (iii) 17 times. (iv) 69 T. $\textcircled{N} \quad T = 69 \times \frac{1}{3} \times 10^{-6} = 23 \mu\text{sec.}$

Q1 MVI B, 20H $\rightarrow F = 7T$ $\textcircled{N} \quad T = 0.5 \mu\text{sec.}$
 LOOP NOP $\rightarrow F = 4T$ total times elapsed/Rq =
 DEC B $\rightarrow F = 4T$
 JNZ loop $\rightarrow FRR/FR = 1OT/7T$
 HLT. $\rightarrow F = 4T.$

$$28H = (40)_{10}$$

(74)

$$\text{Suppose, } B = 0.1 \\ \frac{1}{00} \quad \left. \begin{array}{l} \\ \end{array} \right\} Z = 0, 1$$

$B = 0.3$ of 3 times.

$$\begin{array}{r} 00101000 \\ -00100111 \\ \hline 0 \end{array}$$

$$\Rightarrow \text{Total T} = 7T + 39[10T] + 1[15T] + 4T \\ = 720T.$$

Q5

MV \geq B	30H	\equiv FR = IT
loop2, MV \geq C	FFH	\equiv FR = 7T
loop1 DCR C		\equiv F = 4T
JNZ loop1 $\downarrow z=1$		\equiv FRR/FR = 10T/7T
DCR B		\equiv F = 4T
JNZ loop2.	HLT	\equiv FRR/FR = 10T/7T
		\equiv F = 4T.

$$\text{Op. f} = 2 \text{ MHz}.$$

Solt

$$(38)_H = (56)_{10},$$

$$(FF)_H = (255)_{10}.$$

Total 'T' for inner comp. 255 times.

$$= 254(14T) + 1(11T) \equiv 3567T.$$

$$\begin{aligned} \text{Total 'T' for program} &= 7T + 55[7T + 3567T + 4T + 10T] \\ &\quad + 1[7T + 3567T + 4T + 7T \\ &\quad + 4T] \\ &= 200936T. \end{aligned}$$

INTERFACING

75

→ memory interfacing.

→ I/O interfacing

→ memory map I/O interfacing.

→ I/O mapped I/O interfacing or Peripheral mapped I/O interfacing

Common steps of interfacing -

→ All command signal connect directly.

→ Data pins connect directly as -

$(MSB)_{device} \leftrightarrow (MSB)_{MP}$ } data pins
 $(LSB)_{device} \leftrightarrow (LSB)_{MP}$

→ Add. pins of devices connect directly as

$(LSB)_{device} \leftrightarrow (LSB)_{MP}$ } Add. pins.
 $(MSB)_{device} \leftrightarrow (...)_{MP}$

→ Remaining Address buses used for development of chip selection logic.

Note → chip selection logic can be developed by two ways -

- ① By use of logic gates or buffer ckt.
- ② By use of decoder ckt.

Memory Interfacing

Ques

Memory 4K Byte. = $2^{12} \times 8$.

(76)

$2^n \times d$.

$n=12 \equiv$ Add. pins


$d=8 \equiv$ Data Pins

A_{11}	A_{10}	A_9	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0
0	0	0	0	0	0	0	0	0	0	0	= 000H } 2
1	1	1	1	1	1	1	1	1	1	1	= 111H.]

Note: First find address & data pin orling of memory.

Sol:

Find out
memory
add. range
interfaced
with 8085
MP.



$$A \rightarrow D \rightarrow Y$$

$$Y = \bar{A} \cdot \bar{B}$$

$$\bar{B} \rightarrow D \rightarrow Y = \bar{A} + \bar{B}$$

Solt

2K Byte.

Add \equiv 11

$$2KB \equiv 2^n \times B$$

Data \equiv 8.

for chip selection	A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0
min add	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
max add	1	1	1	1	1	0	0	0	1	0	0	0	0	0	0	0

min add = F800H \rightarrow that means b/w this if
 may add = FFFFH] process gives value, memo
 is selected. (77)

Q: 4K Byte RAM, interfaced with 8085 MP. with
 chip selection logic, CS = $\overline{A_{15}} \cdot A_{14} \cdot A_{13}$.
 Then find its memory interfaced range.

- (a) 5000H to 5FFFH
- (b) 6000H to 6FFFH
- (c) ~~6000H to 6FFFH & 7000H to 7FFFH~~
- (d) 5000H to SFFFH & 6000H to 6FFFH.

Soln 4K Byte = $2^{12} \times 8$. $CS = \overline{A_{15}} \cdot A_{14} \cdot A_{13}$
 Add. = 12.
 Data = 8.

$A_{15} \quad A_{14} \quad A_{13} \quad A_{12} \quad A_{11} \quad A_{10} \quad A_9 \quad A_8 \quad A_7 \quad A_6 \quad A_5 \quad A_4 \quad A_3 \quad A_2 \quad A_1 \quad A_0$

0 1 1 X A₁₁ A₁₀ A₉ A₈ A₇ A₆ A₅ A₄ A₃ A₂ A₁ A₀

$x=0$
 $min^m = 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0$
 $add. = 6000H$

$max^m = 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1$
 $add. = 6FFFH$


$x=1$
 $min = 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0$
 $= 7000H$

$max^m = 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1$
 $= 7FFFH$.

Chip selection logic by decoder kit

decoder


(78)



AB	D ₃	D ₂	D ₁ , D ₀
00	0	0	01
01	0	0	10
10	0	1	00
11	1	0	00

$$\#(AB) = \bar{A}\bar{B}D_0 + \bar{A}BD_1 + A\bar{B}D_2 + AB\bar{D}_3.$$

Q1 $z = A_{15}$



Find out memory add. range of interfaced memory

Sol: $2 \text{ K Byte} = 2^n \times 8$

Add $\equiv 11$, Data $\equiv 0$.

$A_{15} A_{14} A_{13} A_{12} A_{11} A_{10} A_9 A_8 A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0$

1 0 1 0 0 A₁₀ A₉ A₈ A₇ A₆ A₅ A₄ A₃ A₂ A₁ A₀

min add
= 1000H.

max add
= 17FFH.

Case-1 - If decoder f^n is not given.

Higher order bus at \equiv MSB of decoder f^n . (79)
Lower order bus at \equiv LSB of decoder f^n .

Case-2 o/p of decoder \rightarrow i/p of decoder \rightarrow Add. Bus Value.

① $f(ABC) \rightarrow$
 $\begin{array}{c} 1 \\ 0 \\ 0 \end{array}$ $A = A_{13} = 1$
 $B = A_{12} = 0$
 $C = A_{11} = 0$.

② $f(CBA) \rightarrow 04$
 $\begin{array}{c} 1 \\ 0 \\ 0 \end{array}$ $A = A_{13} = 0$.
 $B = A_{12} = 0$.
 $C = A_{11} = 1$.

I/O Interfacing

(comparison).

Date
10/12/11

	Memory mapped I/O int. characteristic	I/O mapped I/O interface
① Command sig.	MEMRD / MEMWR	IORD / IOWR
② Instructions.	All memory related inst. are valid.	IN & OUT only two inst are valid
③ Execution	Data transfer b/w 2/0 & any memory reg, A & L operation perform directly with any reg.	Data transfer b/w Acc & 2/0 is possible only.
④ No. of device interface.	4K Byte memory shared b/w system memory & 2/0 devices	Max ^w 256 3/P & 256 o/p dev can be interface
⑤ H/W requirement	more H/W required	Less H/W reqd.
⑥ speed	slower	faster
⑦ Application	Smaller system	For longer system

Some important peripherals

IES Obj.

(80)

- 21/p { 8255 = Programmable peripheral interface.
 8237 = DMA controller.
 8279 = Programmable keyboard & display interface.
 8259 = Programmable interrupt controller ckt.
 8155 = Programmable I/O port & timer ckt.
 8254/8253 = Programmable interval timer.

Some important digital IC

- 21/p 74182 = Look ahead carry generator.
 74180 = 8 bit parity generator & checker ckt.
 7493 = 4 bit binary counter
 7477 = Seven segment decoder.
 7490 = decade counter.
 7400 = Quad 2 2/p NOR gate.
 7402 = " " " NOR "
 7408 = " " " AND "
 7432 = " " " OR "
 7486 = " " " Ex-OR "


8255 (PP1)

→ It is 40 pin IC.




→ It has three port each having port field of 8 bit, port A, port B, port C

- Every port individually can act as I/O port.
- Port 'C' can also work as two port as port 'C' upper & port 'C' lower having port add. of 4 bit (lower nibble & upper nibble). (81)
- & port 'C' upper & port 'C' lower generate control signal for port 'A' & port 'B' respectively.
- It works in two mode.
 - Bit Set Reset mode (BSR)
 - I/O mode.



w.B. Page-93.

Quest ⇒ 22.



Case 2 $x=0$ 1 1 1 1 1 1 0 0 0 F8H₁₆ to

$x=0$ 1 1 1 1 1 1 1 0 0 F8H₁₆

$\underline{x=1}$ 1 1 1 1 1 1 1 0 1 FCH₁₆ to

$\underline{x=1}$ 1 1 1 1 1 1 1 1 1 FFH

FB
+1
FC

⇒ This is in continuation.

⇒ FBH to FFH.

8086 (Introduction)

- Comparison b/w 8085 & 8086..
- Internal Architecture.
- Memory segmentation & Physical add.
- Flag Reg.
- Address Mode.

8085 MP

- It is 40 pin IC
- Based on NMOS tech.
- $V_{CC} = +5V$
- operating freq = 3MHz.
- It is 8 bit MP.
- Add. Pin = 16, Data Pin = 16

8086

- 34 is 40 Pin 36
- Based on HMOS tech.
- $V_{CC} = 5V$
- operating freq = 5MHz.
- 34 is 16 bit MP.
- Add. Pin = 20, Data Pin = 16

→ Max memory that can interface = 64 k Byte	→ Max. memory that can interface = 1 M Byte.
→ Flag Reg of 8 bit	→ Flag Reg 16 bit.
→ No. of flags = 5	→ No. of flags = 9


(83)

Internal Arch. ⇒

- Internal Arch. of 8086 divide in two parts.
- (i) Bus interface unit (BIU).
- (ii) Execution unit.

(i) BIU

- All type of data & add. transfer over buses managed by this part.
- In this part there is a Queue of six location that is used for storage of instruction to fetch during the execution of current inst.



- Queue works on the principle of FIFO.

(ii) EU (Execution unit)

- All type of data execution occur in this part.
- ALU of 8086 present in execution part.

Memory Segmentation

Note : In 8086 MP, 16 bit data can be read from memory (continuous location) in one I/O cycle, if 1st byte at even address

→ It requires 2 m/c cycle 16 bit data from memory
if 1st byte at odd address. 84
→ But in the case of 8088 it requires
two m/c cycle to read 16 bit data from
two continuous memory location (only 8 bit
in one m/c cycle), but process 16 bit in one
m/c, so it is externally 8 bit internally
16 bit MP.

Memory Segmentation

→ 1 M Byte memory divide in four segment of
size 64 KByte in continuous memory locations
& each segment used for storage of definite
type of information.

Code segment = 64 KByte = Instructions feed in this seg.
Stack segment = 64 KByte = Temporary information
during the execution of
main program.

Data segment = 64 KByte } data storage.
Extra segment = 64 KByte }

$\frac{1\text{M Byte}}{64\text{KByte}} = 16 \rightarrow$ But we use only 4.

- Segment can be defined anywhere in 1MBYTE
memory.
- Bottom add. of each seg select in such a
way that lower 4 bit should be zero.
- Upper 4 bit of bottom add. store in a specific
type of reg. dedicated to segment.

Code segment = CS (16 bit).

Stack segment = SS (16 bit).

Data segment = DS (" ").

Extra segment = ES (" ").

(25)

→ Regarding each segment there is another 16 bit reg, that hold the 16 bit add. in range of 64 KByte (0000H to FFFF H).

Code segment = Instruction Pointer (IP)

Stack segment = Stack pointer (SP)

Data segment = Source index (SI)

Extra segment = Destination index (DI)

{ 16 bit


* Physical Address

Actual memory Add
memory location Add

→ Instruction Pointer (I.P.)
is similar as program
counter (P.C.) of 8085 MP.

CS : IP
offset add.

$$\begin{array}{l} \text{CS} = 2134 \xrightarrow{\text{Hard wired zero}} \\ \text{IP} = 1269 \\ \hline \text{Physical} = 225A9 \text{ H} \\ \text{Add.} \end{array}$$



Flag Reg.

(86)

- size of Flag reg. is 16 bit.
- All five flags of 8085 common in 8086 MP.
- Total no. of flags in 8086 is nine.
- Nine flags can be divide in two categories
- ① Conditional flag :- Status of these flags affect according to condition generate in A & L operations.


No. of conditional flag = 6.

{ carry flag (CY)
Parity flag (P)
Auxiliary carry flag (AC)
zero flag (Z)
Sign flag (S)
over flow flag (O).

② Process control flag:

These flags (status of these flags) used for machine control / or process controlling.

- Trap flag (T)
- Interrupt flag (I)
- String direction flag (D).



Addressing mode

Form of effective add. present in the instr. is known as add. mode.

① Immediate Add. Mode

If data itself given in the inst. then immediate add. mode (in the operand.).

② Direct Add. Mode

If effective add. itself part of inst. then it is known as "direct add. mode".

③ Indirect Reg. Add. Mode

If EA is given in the form of content of reg

④ Register relative Add. Mode

Relative \equiv B or 16 bit displacement no.

$EA = [BX] + B$ or 16 bit displacement no.

Note: BH BL \equiv BX.

AH AL \equiv AX.

⑤ Base Index add. mode

$EA \equiv [BX] + [SI]$ or
 $[DI]$.

LXI B, 2001 H

LXI D, 3001 H.

MVI H, 0A H

(89)

loop : LDAY B.
 STA X D.
 INX B
 INX D.
 DCR H
 JNZ loop.
 HLT.

Q'1 ORG 7000H

BEGN : LXI H, 7000H [H]=70, [L] = 00H
 (7000H) [A] = 00H
 MOV A,L [A] = 0000 0000
 ADD H [A] = 0111 0000
 JP END [A] 0111 0000
 RST 0 S=0.
 END : PC HL
 HLT
Infinite times.

w.B. Page 100.

Q'20 .
 L1 MVZ B XXH = FR = 2T
 .. L2 MVZ C, FFH = FR = 2T ←
 L1 DCR C = F = 4T ←
 JNZ L1 = FRR/FR = 10T/2T
 DCR B = F = 4T
 JNZ L2 = FRR/FR = 10T/2T ←
 HLT = 4T/S T.

Inner loop complete exec = 3567 T.

$$100 \times 10^3 = 7T + (n-1)[7T + 3567T + 4T + 10T]$$

$$\tau = n \times 10^3 + 1[7T + 3567T + 4T + 7T] + 4$$