

Digital Electronics

→ Boolean logical Ideas.

x	y	f_0	f_1	f_2	f_3	f_4	f_5	f_6	f_7	f_8	f_9	f_{10}	f_{11}	f_{12}	f_{13}	f_{14}	f_{15}
0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
0	1	0	0	0	0	1	1	1	0	0	0	0	1	1	1	1	1
1	0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

→ Boolean logical Ideas are categorised in three ways.

(i) Producing the constant 0, 1 [NULL, Identity] operation.

(ii) Unary operation: - Transfer, complement. [Buffer, NOT]

(iii) Binary operation: - AND, OR, NAND, NOR, EX-OR, EX-NOR, Inhibition, Implication.

• $f_0 = 0 \Rightarrow$ NULL

• $f_1 = x \cdot y \Rightarrow$ AND $x \cap y$

• $f_2 = x \cdot y' \Rightarrow$ Inhibition x/y [x but NOT y]

• $f_3 = x \Rightarrow$ Buffer

• $f_4 = x' \cdot y \Rightarrow$ Inhibition y/x [y but NOT x]

• $f_5 = y \Rightarrow$ Buffer

• $f_6 = x \oplus y \Rightarrow$ EX-OR $= x'y + xy'$ "ODD Function"

also called stair case logic

	S_2	S_1	Bubb? f
$f=1$	0	0	0
S_1	0	1	1
	1	0	1
	1	1	0

$$f_2 = S_2 \oplus S_1$$

- $f_7 = x+y \Rightarrow \text{OR } x \vee y$
- $f_8 = \overline{x+y} \Rightarrow \text{NOR } x \dot{v} y$
- $f_9 = x \odot y \Rightarrow \text{EX-NOR } = x'y' + xy \text{ Even function}$

Co-incident logic gate, Equivalence logic gate

- $f_{10} = \bar{y} \Rightarrow \text{NOT}$
- $f_{11} = x+y' \Rightarrow \text{Implication } x \rightarrow y \text{ (if } y \text{ then } x)$
- $f_{12} = \bar{x} \Rightarrow \text{NOT}$
- $f_{13} = x'+y \Rightarrow \text{Implication } x \rightarrow y \text{ (if } x \text{ then } y)$
- $f_{14} = \overline{x \cdot y} \Rightarrow \text{NAND } \overline{x \cdot y}$
- $f_{15} = 1 \Rightarrow \text{Identity}$


→ FOR n input variables :- 2^n combination

2^{2^n} possible function


Symbols for the logic gates




Buffer




NOT




AND




OR



NAND



NOR



EX-OR



EX-NOR

→ NAND, NOR known as universal logical gates.

Shortcut -

NAND (4) NOR

NOT	1	1
AND	2	3
OR	3	2
EX-OR	4	5
EX-NOR	5	4

• Duality :-

operator $B = \{\cdot, +\}$, Digit $B = \{0, 1\}$

Interchange :- (1) ($\cdot, +$)

(2) (0, 1)

Step 1 :- Interchange the operator ($\cdot, +$)

Interchange the Identity (0, 1)

AND

$$x \cdot x = x$$

$$x \cdot 0 = 0$$

$$x \cdot 1 = x$$

$$x \cdot \bar{x} = 0$$

OR :


$$x + x = x$$

$$x + 1 = 1$$

$$x + 0 = x$$


$$x + \bar{x} = 1$$

Ex:- $f = (A' \cdot B) + C$



AND-OR

$$f^D = (A' + B) \cdot C$$




OR- AND


• De-generative form: (two stage only)

If a two-level logic gate sys. o/p can be expressed with a single logic gate. Then the two level logic gate sys. is known as de-generative form for the single logic gate.


ex:- AND-AND is de-generated form. for the AND gate.



• Non - De-generative form:



Show with



AND - OR $\xrightarrow{\text{dual}}$ OR - AND

NAND - NAND $\xrightarrow{\text{dual}}$ NOR - NOR



NOR - OR $\xrightarrow{\text{dual}}$ NAND - AND

OR - AND $\xrightarrow{\text{dual}}$ NAND - NOR



→ Combinations of the same horizontal line are dual forms

ex:- AND - OR $\xrightarrow{\text{dual}}$ OR - AND.

NOTE:- Inversion Before Binary operation is not same as that of inversion after the Binary operation



$$\bar{x} \cdot \bar{y} = \bar{x} + \bar{y}$$





$$\bar{x} \cdot \bar{y}$$

(Bubbled AND)

But it can valid for unary operation.

• Alternative logic Gate:-





Shortcuts

Bubbled

NAND	→ OR
NOR	→ AND
AND	→ NOR
OR	→ NAND

• Inhibiting the logic Gates:-



Short cut

Inhibit

Low → 0
High → 1

Disable

Enable

NAND

Low

High

NOR

High

Low

AND

Low

High

OR

High

Low

• Positive & Negative logic:-

+ve logic

High $\rightarrow 1$

Low $\rightarrow 0$

-ve logic

Low $\rightarrow 1$

High $\rightarrow 0$

+ve.

ex:- $\neg A \rightarrow 1$

$\neg B \rightarrow 0$

(+ve) AND logic

A	B	f = A \wedge B
0	0	0
0	1	0
1	0	0
1	1	1

(-ve) AND = (+ve) OR

A	B	B	f = A \oplus B
1	0	1	1
1	1	0	0
0	1	1	1
0	0	0	0

\rightarrow -ve AND equal to +ve OR vice-versa

\rightarrow same case for NAND and NOR.

\rightarrow -ve NAND = +ve NOR vice-versa

• Complementing the Boolean Expression:-

$$\neg f = (A' \cdot B) + C \quad f' = ?$$

Step - (1) Dual form

Step - (2) Complement individual variable

$$(1) = (A' + B) \cdot C$$

$$(2) = (A + B') \cdot C' \equiv f'$$

\rightarrow ORDER TO SOLVE BOOLEAN EXPRESSION:-

(1) [] Brackets

(2) \neg NOT

(3) AND

(4) OR

- Ex-OR Gate Specalister - Ex-NOR :-

$$\begin{array}{ccc|c} x + x & = & 0 \\ x + \bar{x} & = & 1 \\ x + 1 & = & \bar{x} \\ x + 0 & = & x \end{array}$$

$$\begin{aligned} x \odot x &= 1 \\ x \odot \bar{x} &= 0 \\ x \odot 1 &= x \\ x \odot 0 &= \underline{\underline{x}} \end{aligned}$$

EX-NOR is even function for even no. of IP variables. [$\overline{\text{EX-OR}} = \text{EX-NOR}$]

$$\overline{x \oplus y} = x \odot y$$

$$x \oplus y \oplus z = x \odot y \odot z$$

$$x \oplus y \oplus z \oplus w = x \odot y \odot w \odot z$$


Ex-NOR is odd function for odd no. of g/p variables

$\text{EX-OR} = \text{EX-NOR}$

$$\left. \begin{array}{l} x \oplus y \\ \bar{x} \oplus y \\ x \oplus \bar{y} \end{array} \right\} = x \odot y \quad \begin{aligned} \text{exp} - \bar{x} \oplus y &= (\bar{x})y + \bar{y}x \\ &= xy + \bar{x}\bar{y} \\ &= x \odot y \end{aligned}$$

Venn Diagrams

$$x > 0 \quad x = 1$$




11



$$x + xy = x$$




4



$$x + \bar{x} y = x + y$$



$$f = xy_2 + x\bar{y}_2$$



$$g = xy_2 + x\bar{y}_2$$

$$f = \omega (xy_2 + x\bar{y}_2)$$

19/9/2014

Logic Minimization Technique:

NOT if $x=0$, $\bar{x}=1$, $(\bar{x})' = x$

AND $x \cdot x = x$, $x \cdot 0 = 0$

$x \cdot 1 = x$, $x \cdot \bar{x} = 0$

OR $x + x = x$

$x + \bar{x} = 1$

$x + 1 = 1$

$x + 0 = x$

Commutative law

$x \cdot y = y \cdot x$

$x + y = y + x$

Associative law

$x \cdot (y \cdot z) = (x \cdot y) \cdot z$

$x + (y + z) = (x + y) + z$

Distributive law $x \cdot (y + z) = x \cdot y + x \cdot z$

$$x + (y \cdot z) = (x + y) \cdot (x + z)$$

De morgan's law $\overline{x \cdot y} = \overline{x} + \overline{y}$

$$\overline{x+y} = \overline{x} \cdot \overline{y}$$

Consensus Theorem

$$A \cdot B + \overline{A} \cdot C + B \cdot C = A \cdot B + \overline{A} \cdot C$$

→ Redundant (any no. of variables)

(part of group nor effect the off of sys.).

$$(A+B) \cdot (\overline{A}+C) \cdot (B+C) = (A+B) \cdot (\overline{A}+C)$$

$$\text{ex:- } A \cdot B + \overline{A} \cdot C + B \cdot C \cdot D \cdot E = A \cdot B + \overline{A} \cdot C$$

∴ A, C are complements variable, and can ↑ some other variable upto any no. (D, E ...).

→ A variable is associated with variable, its complement associated with other variable, Next term formed by the left over variables, the term is called redundant.

→ Consensus Theorem can be extended to any no. of variables.

Transposition Theorem :-

$$A \cdot B + \overline{A} \cdot C = (A+C) \cdot (\overline{A}+B)$$

$$(A+B) \cdot (\overline{A}+C) = (A \cdot C) + (\overline{A} \cdot B)$$

Operators and association can be interchange.

Absorption law :- ORing a variable with ANDing of that variable with other variable results in the same variable.

$$x + x \cdot y = x \quad , \quad x \cdot (y + x) = x$$

Redundant Literal Rule (RLR):

$$x + \bar{x} \cdot y = x + y \quad , \quad x \cdot (\bar{x} + y) = x \cdot y$$

ORing a Variable with ANDing of its complement with another variable results in the ORing of these two variables.




SOP and POS form

SOP (Minterm) (concentrate in 1)

x	y	Minterm f	x · y	carry dum
0	0	$\bar{x} \cdot \bar{y}$	0	0
0	1	$\bar{x} \cdot y$	1	0
1	0	$x \cdot \bar{y}$	0	1
1	1	$x \cdot y$	1	0


$$f = x \cdot y + \bar{x} \cdot y$$

$$\text{Sum} = \bar{x} \cdot y + x \cdot \bar{y} \\ = x \oplus y$$




$$\text{carry} = x \cdot y$$

POS (Maxterm) Concentrate in zero.



$$x \ y \quad \text{Maxterm. } f = (x+y) \cdot (\bar{x}+y)$$

0	0	$x+y$	0
0	1	$x+\bar{y}$	1
1	0	$\bar{x}+y$	0
1	1	$\bar{x}+\bar{y}$	1



- If 0 are less in op table concentrate in 0 (POS) and make circuit, If 1 are less concentrate in 1 (SOP) and make circuit.

$$\sum m \Rightarrow \text{SOP} \quad \Pi M \Rightarrow \text{POS}$$

ex:- (1) $\sum m(0,2) = \Pi M(1,3)$ to Sop

$$(2) \sum m(0,2) = \bar{x} \cdot \bar{y} + x \cdot \bar{y}$$

$$(3) \Pi M(1,5) = \sum m(0,2,3,4,6,7)$$


$$(4) \Pi M(0,2) = (x+y)(\bar{x}+y)$$

$$(5) \sum m(1,5,9) = \Pi M(0,2,3,4,6,7,8,10,11,12,13,14,15)$$

(1) $f_1 = \sum m(0,1,2,4,6)$

$$f_2 = \sum m(2,3,4,6,7)$$

$$f_3 = \sum m(3,4,5,6)$$



Solution $f_1, f_2 \rightarrow$ Present in both

$$\rightarrow \sum m(2,4,6)$$

$$f_1, f_2 + f_3 \rightarrow \sum m(2,4,6) + \sum m(3,4,5,6)$$


$$= \sum m(2,3,4,5,6)$$

(842) \rightarrow code to write

binary NO.

$$\text{ex: } \begin{array}{r} 0101 \\ 0010 \end{array} = \begin{array}{r} 5 \\ 2 \end{array}$$

Q $A = \Sigma m(0, 1, 2, 4, 6)$ $B = \Sigma m(1, 3, 5, 6, 7)$



$$f = ? \quad f = A \oplus B$$

Solution $A \oplus B = \bar{A} \cdot B + \bar{B} \cdot A$

$$\bar{A} \cdot B = \Sigma m(3, 5, 7), \quad \bar{B} \cdot A = \Sigma m(0, 2, 4)$$

$$f = \bar{A} \cdot B + A \cdot \bar{B} \\ = \Sigma m(0, 2, 3, 4, 5, 7)$$

• K-MAP:— It is a modification of Venn diagrams
is a group of adjacent cell. Each cell is
represented by minterm. Minterm is a group of literal.

$\bar{A} \quad 0$	$A \quad 1$	$\bar{A} \quad 0$	$A \quad 1$	$\bar{B} \quad 0$	$B \quad 1$
$\bar{B} \quad 0$	$B \quad 1$	$\bar{B} \quad 0$	$B \quad 1$	$\bar{A} \quad 0$	$A \quad 1$

\bar{A}	\bar{B}	B
\bar{A}	$\bar{A}\bar{B}$	$\bar{A}B$
A	$A\bar{B}$	AB
0	0	1
1	1	0
2	0	1
3	1	1

for 2 variables

Must be one literal

change in K-map
in neighbour cell).

\bar{A}	$\bar{A}\bar{B}\bar{C}$	$\bar{A}\bar{B}C$	$\bar{A}BC$	$\bar{A}B\bar{C}$
A	$A\bar{B}\bar{C}$	$A\bar{B}C$	ABC	$A\bar{B}\bar{C}$
0	1	3	2	4
1	4	5	7	6

for 3 variables

$$f = (A \ B \ C)$$

MSB LSB

DO NOT write like $\bar{C}A\bar{B}$ Because C is LSB
always comes last

	$\bar{A}\bar{B}$	$\bar{A}B$	$A\bar{B}$	AB	
①	\bar{C}	$\bar{A}\bar{B}\bar{C}$ 0	$\bar{A}B\bar{C}$ 2	$A\bar{B}\bar{C}$ 6	$A\bar{B}C$ 4
C		$\bar{A}\bar{B}C$ 1	$\bar{A}BC$ 3	$A\bar{B}C$ 7	$A\bar{B}\bar{C}$ 5

$f = (C \oplus AB)$

MP LSB MSB

② $f = \sum m(0, 1, 2, 6)$ $f = (ABC)$

000 \downarrow 001 \downarrow 010 \downarrow 110

m_{SB} \downarrow LSB

$f = A\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + AB\bar{C}$ By default.

Solution KMAP

	$\bar{B}\bar{C}$	$B\bar{C}$	BC	$B\bar{C}$
\bar{A}	(1) 0	1	3	(1) 2
A	4	5	7	(1) 6

AB 0 1 2 3 4 5 6 7

LSB care $\bar{B}\bar{C}$ \bar{A} \bar{B} $\bar{A}B$ $A\bar{B}$

$f = \bar{A}\bar{B} + B\bar{C}$ LT

Mistake (what we do??)

	$\bar{A}\bar{B}$	$\bar{A}B$	AB	$A\bar{B}$
$\bar{C}\bar{A}$	(1) 0	1	3	(1) 2
C	4	5	7	(1) 6

$3 - 1 = 2$ pair

No. are written wrong

$f = A\bar{B} + \bar{A}\bar{C}$

③ $f = A\bar{B}C + \bar{A}BC + A\bar{B}C + ABC$

$f = (ABC)$


m_{SB} \downarrow LSB .

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
\bar{A}	0	(1) 1 1 3	2	
A	4	(1) 5 1 7	6	

$f = C$

$3 - 2 = 1$

Q. for 4 variables



Shortcut Pair \rightarrow 1 Subpart

Quadrant \rightarrow 2 Subtract

Octet \rightarrow 3 Subtract.

• Variable - Shortcut \Rightarrow Opp in No. of literals

Ex:- No. of 1p variable = 5

0th pair = 3

Opp variable = $5 - 3 = 2$

• Redundant Group:- It is that part of circuit which does not effect the result.

→ While solving the K-Map we should follow the technique of higher order grouping to lower order grouping.

Ques

$$\textcircled{1} f = \sum m(1, 3, 6, 7)$$

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
\bar{A}	0	1	1	2
A	4	5	1	6

$$f = \underbrace{\bar{A}C + AB}_{E.P.I.} + \underbrace{BC}_{Redundant} \xrightarrow{R.P.O.J.}$$

$$\textcircled{2} f = \sum m(1, 5, 6, 7, 11, 12, 13, 15).$$

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	2	3
$\bar{A}B$	4	5	6	7
$A\bar{B}$	12	13	14	15
AB	8	9	11	10

$$f = \underbrace{\bar{A}\bar{C}D + A\bar{B}\bar{C} + \bar{A}B\bar{C}}_{R.P.I.} + \underbrace{ACB}_{+BD} \xrightarrow{\downarrow Redundant. \text{ leave } \square \text{ quard.}}$$

• If $\textcircled{13} \rightarrow 1$ is not present then we have to consider quard. (It will give less # literal)

• Must consider all the 1's in group.

20/9/2014

• Implicant: It is min-term corresponding to that cell which is having 1 in the K-map.

• Prime Implicant: All possible grouping of K-map known as prime implicant.

• Non Prime Implicant: This are those implicant which are not able to get possible grouping.

• Essential Prime Implicant: R.P.I. is prime implicant (P.I.) only which is having at least a single 1 which is only one time group. (Uniquely grouped)

• Selective Prime Implicant: These are prime implicant which are under the process of selection.

all G.P.S are P.I. But reverse is not ~~true~~ true

- Redundant P.I.: It is the P.I. which does not affect the circuit result.

Ex:- $\begin{array}{c} \overline{B}\overline{C} \quad \overline{B}C \quad BC \quad B\overline{C} \\ \overline{A} \quad | \quad 1 \quad 1 \quad 3 \quad 2 \\ A \quad | \quad 4 \quad | \quad 1 \quad 1 \end{array}$

$$f = \overline{A}\overline{B} + AB$$

E.P.I. E.P.J.
also P.I. also P.I.

Ex:- $\begin{array}{c} \overline{B}\overline{C} \quad \overline{B}C \quad BC \quad B\overline{C} \\ \overline{A} \quad | \quad 1 \quad 1 \quad | \quad 2 \quad | \quad 1 \quad 1 \\ A \quad | \quad 4 \quad | \quad 1 \quad | \quad 6 \quad | \quad 1 \end{array}$

$$f = \Sigma m(0,1,4,6,7)$$

$$f = \overline{A}\overline{B} (0,1) \quad E.P.I \checkmark$$
$$\overline{A}\overline{C} (0,2) \quad P.I. \quad ? \quad S.P.I.$$
$$B\overline{C} (2,6) \quad P.I. \quad \text{selectively prime}$$
$$AB (6,7) \quad E.P.I \checkmark \quad \text{implicant}$$

J.M.P \rightarrow 5
(Implicant)
 $P.I \rightarrow 4$, $E.P.J \rightarrow 2$
 $\text{Non P.I} \rightarrow 0$

Ex:- $\begin{array}{c} (0) \quad ; \quad (1) \quad 2 \\ | \quad | \quad | \quad | \\ 4 \quad 5 \quad | \quad 6 \quad 7 \end{array}$

$$f = \overline{A}\overline{B}\overline{C} + BC + AB$$

Implicant = 4, Non Prime Implicant $\Rightarrow 1$
Prime Implicant = 2 $E.P.I = 2$

→ DO NOT CARE Conditions: - The op corresponding to the unspecified J.P is known as don't care condition.

Q Design a clk which gives alarm at 5 and 7 o'clock.

Solve four FIP ABCD

0000	0 $\rightarrow X$	$g \rightarrow 0$	$\bar{c}\bar{d}$	$\bar{c}d$	$c\bar{d}$	cd
New vars and FIP	1 $\rightarrow 0$	10 $\rightarrow 0$	$\bar{A}\bar{B}$	X	0 ₁	0 ₃ 0 ₂
	2 $\rightarrow 0$	11 $\rightarrow 0$	$\bar{A}B$	0 ₄	1 ₅	0 ₆
	3 $\rightarrow 0$	12 $\rightarrow 0$	$A\bar{B}$	0 ₁₂	X ₁₃	X ₁₄
	4 $\rightarrow 0$	13 $\rightarrow X$	AB	0 ₈	0 ₉	0 ₁₁ 0 ₁₀
	5 $\rightarrow 0$	14 $\rightarrow X$				
	6 $\rightarrow 0$	1M1 15 $\rightarrow X$	$A\bar{B}$			
	7 $\rightarrow 1$	not uses in FIP				
	8 $\rightarrow 0$					

$X \rightarrow$ blocks are empty so we have a chance to take don't care.

$$\bar{A}\bar{B}\bar{D} \rightarrow BD$$

$$Ex - f = \sum m(1, 2) + \phi(3, 5, 7)$$

	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
A	0	1 (X)	2 (D)	3
A	4	5 (X)	6 (X)	7

$$f = \bar{A}B + C$$

• POS forms In K-Maps

(conversion of SOP into POS)

$$f = \sum m(0, 1, 6, 7)$$

	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
A	0 (1)	1 (1)	3	2
A	4	5 (1)	6 (1)	7

$$f = \prod M(2, 3, 4, 5)$$

	$\bar{B}\bar{C}$	$B\bar{C}$	$\bar{B}C$	BC
A	0	1	3 (1)	2 (1)
A	4 (0)	5 (0)	6	7

$$f = \bar{A}\bar{B} + AB$$

$$f = (\bar{A} + B) \cdot (\bar{A} + B)$$

$$POS = SOP$$

(1) Dual form $\Rightarrow (\bar{A} + B) \cdot (A + B)$

(2) Compliment Variable \Rightarrow

$$(A + B) \cdot (\bar{A} + \bar{B})$$

Not matching with eqⁿ - ① But drawing in K-map Identity must be also change.

① change operator

② complement individual variable.

$B+C \quad B+\bar{C} \quad \bar{B}+\bar{C} \quad \bar{B}+C$

A	0	1	0	0
\bar{A}	0	0	1	1

$$f = (\bar{A}+B) \cdot (A+\bar{B})$$

→ Blue colour 0 convert into red colour 1 and remaining are 0 (2,3,4,5), pair the 0's bcz pos form.

• Variable Entering Method 3. - (VEM)

4-to-1 P → Using 3 variable K-map.

① $f = \bar{A}\bar{B}C\bar{D} + \bar{A}BCD + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + ABD$

	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
\bar{A}	0	1	1	0
A	4	5	6	7


$$f = \bar{A}C\bar{D} + \bar{A}BD + BCD + ABC$$

If $f = \bar{A}\bar{B}C\bar{D} + \bar{A}BCD + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + ABCD$
 $+ AB\bar{C}D$

	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
\bar{A}	0	1	1	0
A	4	5	6	7

$$f = \bar{A}C\bar{D} + \bar{A}BD + BCD + AB\bar{C}D$$

(2)



$$f = BC \quad \text{Ans}$$

Conventional Variable Entering Method :-

	$\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	yz
\bar{x}	0 ₀	A	1 ₃	\bar{A} ₂
x	B ₁	0 ₅	X ₇	C ₆

Step 1:- Keep all the variables as zero, and get the simplified expression.

NOTE :- Check whether the given 1 in K-map is fully covered or not.

Step 1:- If it fully covered then it becomes redundant.

Step 2:- Select any variable and keep 1 in its position and other variables should be kept as 0. and given 1 replaced by don't care (X).

Step 3:- Repeat the above step by selecting each variable.

	$\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	yz
\bar{x}	0	0	(1)	0
x	0	0	(X)	0

Red colour \rightarrow change
Black colour \rightarrow same

$$f_1 = y\bar{z} \quad \text{Redundant}$$

	$\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	yz
	1	1	1	1

$$f_2 = A\bar{x}\bar{z}$$

	$\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	yz
\bar{x}	0	1	X	0
x	0	0	X	0

$$f_3 = \bar{A}\bar{x}y$$

	$\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	yz
\bar{x}	0	0	(X)	1
x	0	0	X	0

$$f_4 = \bar{A}\bar{x}\bar{y}$$

	$\bar{y}z$	$\bar{y}z$	yz	yz	
for B.	\bar{x}	0	0	x	0
	0	0	x	0	

$$f_4 = Bx\bar{y}z$$

	$\bar{y}z$	$\bar{y}z$	yz	yz	
for C.	\bar{x}	0	0	x	0
	0	0	x	0	

$$f_5 = cxy$$

$$f = (\textcircled{y}z) + A\bar{x}z + \bar{A}\bar{x}y + Bx\bar{y}z + cxy$$

Redundant

If $A \rightarrow$ cell is not present Then consider the redundant in and. It will not be redundant anymore.

	$\bar{y}z$	$\bar{y}z$	yz	yz	
about but	\bar{x}	0	(A)	$(A+A_j)$	\bar{A}
	(B)	0	(x)	c	

$$f = A\bar{x}z + cxy + \bar{A}\bar{x}y + Bx\bar{y}z$$

	B	B
\bar{A}	0	$\textcircled{1}$
A	$\textcircled{0}$	C

$$y = \bar{A}B + ABC$$

	$\bar{B}C$	BC	BC	BC
\bar{A}	0	1	$\textcircled{1}$	D
A	0	1	$\textcircled{1}$	0

$$f = \bar{A}B + BC$$

Ans.

gen Method

	B	B
\bar{A}	0	$\textcircled{1}$
A	$\textcircled{0}$	C


	B	B
\bar{A}	0	$\textcircled{1}$
A	$\textcircled{0}$	D

$$y = \bar{A}B + CB$$



$(A, \bar{A}, 1)$ with X can be grouped together (quad)

make quad. $\boxed{0111\bar{0}}$


~~3rd Method~~



Cell having 1 must have neighbour cell of variable and its complement for fully covered. $y_1 \bar{y}_2 \bar{y}_2 y_2 \bar{y}_1$




→ pairing of variable with don't care and 1 only.



→ All 1's in K-map must check → fully covered or not.

$y_2 \bar{y}_2 \bar{y}_2 y_2 \bar{y}_2$ → this is fully covered.



not fully covered, $\rightarrow x \bar{y} \bar{z}$

• Tabulation Method of Mcclusky:

Step 1: Get the circuit expression in the form of SOP.

Step 2: Make the different groups depending on the number of 1's in the minterms.

Step 3: Compare the successive groups ^{until we get the same} and get the simplified answer. ^{different} group

→ In don't care Condition :- Consider them. but remove at table.

→ Solving the don't care terms in Tabulation Method
Consider the don't care no. along with given no. and get the final minterms but don't this no. in E.P.I. Table.

$$f = \sum m(0, 1, 3, 7, 8, 9, 11, 14, 15)$$

Group	Minterm	Variable	Simplificant Table
		A B C D	
0	0	0 0 0 0	
1	1	0 0 0 1	
	8	1 0 0 0	
2	3	0 0 1 1	
	9	1 0 0 1	
3	7	0 1 1 1	
	11	1 0 1 1	
	14	1 1 1 0	
4	15	1 1 1 1	

Group	Minterms	Variable	pair Table
		A B C D	
0	0, 1	0 0 0 -	
	0, 8	- 0 0 0	
1	1, 3	0 0 - 1	
	1, 9	- 0 0 1	
	8, 9	1 0 0 -	
2	3, 7	0 - 1 1	
	3, 11	- 0 1 1	
	9, 11	1 0 - 1	

3	7, 15	- 1 1 1
	11, 15	1 - 1 1
	14, 15	1 1 1 - ABC

Group.	Minterm	Variable	
0	0, 1, 8, 9	- 0 0 -	Quads
	0, 8, 1, 9	- 0 0 -	BC Table
1	2, 3, 9, 11	- 0 - 1	
	1 9, 3, 11	- 0 - 0	BD
2	3, 7, 11, 15	- - 1 1	
	3, 11, 7, 15	- - 1 1	CD

$$f = \bar{B}\bar{C} + (\bar{B}D) + CD + ABE$$

→ Redundent

	0	1	2	3	7	8	9	11	14	15
E.P.I	$\bar{B}\bar{C}$	(X)	X				(X)	X		
R.P.I	$\bar{B}D$			X	X			X	X	
E.P.I	CD			X	(X)					
R.P.I	ABC							X		(X)

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$	
$\bar{A}\bar{B}$	(1)	(1)	(1)	(1)	
$\bar{A}B$					
$A\bar{B}$					
AB					

\rightarrow Row having cross
become R.P.I


\rightarrow suppose column II
don't have two ones
only $\bar{B}D$ row having
more than $\bar{B}D$
Become P.I, not

Redundent
 $(\bar{B}D)$

\rightarrow Circle only those X which are single in column → R.P.I.

5-Variable K-Map

- For grouping only one literal change required.



$$\begin{aligned}
 (1) \quad B'C'ABCE + ABCF &= B'C'E \quad (\text{grouped together}) \\
 (2) \quad \bar{A}DE + A\bar{D}\bar{E} &= D\bar{E} \quad ("") \\
 (3) \quad \bar{A}D\bar{E} + A\bar{D}\bar{E} &\Rightarrow \text{Two Literal change, NO grouped together} \\
 (4) \quad BCE + \bar{A}B\bar{D}E &\Rightarrow \text{Quand made } \rightarrow \text{two}
 \end{aligned}$$

- standard SOP (ssop): - Must having all literals
If any literal is missing it called ssop.

SOP to SSOP:-

$$\rightarrow f = \bar{A}BC + AB + B\bar{C} \quad (\text{SOP})$$

$$\Rightarrow f = \bar{A}BC + AB(\underline{C} + \underline{\bar{C}}) + (\underline{A} + \underline{\bar{A}})B\bar{C}$$

$$= \bar{A}BC + ABC + ABC + AB\bar{C} + \bar{A}B\bar{C}$$

$$= \bar{A}BC + ABC + ABC + \bar{A}B\bar{C}$$

\bar{A}	$\bar{B}C$	$\bar{B}C$	BC	$B\bar{C}$
A	0	1	1 2	1 2
	4	5	7	6
	8	9	11	10

$$f = \bar{A}B\bar{C} + \bar{A}B\bar{C} + ABC + ABC$$

Ex:-

$\bar{C}\bar{D}$ $\bar{C}D$ CD $C\bar{D}$

$\bar{A}\bar{B}$	1 0	1	3	1 2
$\bar{A}B$	1 4	1 5	1 7	1 6
AB	1 12	1 11	1 15	1 14
$A\bar{B}$	1 8	9	11	1 10

$$f = \bar{A}B\bar{C} + B\bar{D} + \bar{D}$$

Diagonal Group (EX-NOR, EX-OR)

- Not the circuit simplified Technique → Only to write the answer quickly. (Save time)

- Same Nature → EX-NOR $(\bar{A}\bar{B})$ {Both bar, Both without Bar}
- Different Nature → EX-OR (\bar{A}, B) {One bar, other without Bar} (making grouping in diagonal).

ex:- $\begin{array}{c} \bar{B} \\ B \end{array}$

$$\begin{array}{c} \textcircled{1} \quad \bar{A} \\ A \end{array} \quad \begin{array}{c} \textcircled{1} \\ \textcircled{1} \end{array}$$

$$\bar{A}\bar{B} + AB.$$

→ direct → $A \oplus B$ [EX-NOR]
(same Nature)

$\begin{array}{c} \bar{B} \\ B \end{array}$

$$\begin{array}{c} \textcircled{2} \quad \bar{A} \\ A \end{array} \quad \begin{array}{c} \textcircled{1} \\ \textcircled{1} \end{array}$$

$$\bar{A}B + A\bar{B}$$

$$A \oplus B$$
 [EX-OR]

(different Nature)

$\begin{array}{c} \bar{B}\bar{C} \quad \bar{B}C \quad BC \quad B\bar{C} \\ \bar{B} \quad C \end{array}$

$$\begin{array}{c} \textcircled{3} \quad \bar{A} \\ A \end{array} \quad \begin{array}{c} \textcircled{1} \\ \textcircled{1} \end{array} \quad \begin{array}{c} \textcircled{1} \\ \textcircled{1} \end{array}$$

$$B \text{ constant}, A \& C \text{ different nature}$$

$$B [A \oplus C]$$

B constant, $(\bar{A}, \bar{C}), (A, C)$ same nature

$$\bar{B} (A \oplus C)$$

$\begin{array}{c} \bar{C}D \quad \bar{C}D \quad CD \quad CD \\ \bar{C} \quad D \end{array}$

$$\begin{array}{c} \textcircled{4} \quad \bar{A}\bar{B} \\ \bar{A}B \\ AB \\ A\bar{B} \end{array} \quad \begin{array}{c} \textcircled{1} \\ \textcircled{1} \\ \textcircled{1} \\ \textcircled{1} \end{array}$$


$$B, \bar{C} \text{ constant}, (\bar{A}D), (A\bar{D}) \text{ different nature}$$

$$B\bar{C} (A \oplus D)$$

$\bar{B}\bar{D}$ constant $(\bar{A}\bar{B}, A, S)$ same NOR
 $\bar{B}\bar{D} [A \odot C]$


Only apply when given in option :-

- Only apply when simplified is not possible. [only present in diagonal].



- Other Method for simplifying:-

OFFSET IN K-MAP:-



Sequential Circuit:-

present O/p depend upon not only present S/p but also past O/p.


latch = O/p store the value (0 or 1) until the S/p change
i.e. called latch.


Active low - Input ($S=0$) , affect the O/p.

\rightarrow If S/p is 0 \rightarrow O/p is away \rightarrow 1 | 0 | 1

S R
0 0 \rightarrow don't care.

If $S \rightarrow 0$ \rightarrow 1






NAND → low
NOR → high


- $R \rightarrow 0, \bar{Q} \rightarrow 1, Q \rightarrow 0$ So Reset, $S \rightarrow 1$
- $R \rightarrow 1, \bar{Q} \rightarrow 0, Q \rightarrow 1$ So Set, $S \rightarrow 0$.
- Apply op again-again to get stable op (microscopic method).
- $S-R \rightarrow$ NAND gate → Active low
 \rightarrow NOR Gate → Active high.

- Logic gate with feedback connection known as sequential circuits. ex:- latches.

Latches are two type: ① NAND gate latch (active-low)




② NOR gate latch: (active-high)




$\left. \begin{array}{l} \text{S, R, position} \\ \text{change to} \\ \text{get complete} \\ \text{diff. table} \\ \text{from } S-R(\text{NAND}) \end{array} \right\}$

- S-R Flip-flop operation (Active-low)



Case 1: $S=1, R=1$



Initially if $Q=0$
when the feedback flip
will be $x=1, y=0$, Then
we get the next stage $Q^+=1$

$$Q^+ = 0.$$

✓ Initially if $Q = 1$:- Then the feedback S_fp will be $x=0, y=1$. Then the next stage will be $Q^+ = 1$

So By observation we can say that when $S=1, R=1$ we get $Q^+ = \text{No change}$.

Case 2 :- $S=1, R=0$

✓ Initially $Q=0$:- Then the feedback S_fp will be $x=1, y=0$ so we get the next stage $Q^+ = 0$

✓ Initially $Q=1$:- Then the feedback S_fp will be $x=0, y=1$ so we get the next stage $Q = \bar{Q} = 1$ only. which is an intermediate stage. It is not the stable stage. So that the internal feedback is operate until we get stable Q/p.

By the observation we can say that when $S=1, R=0$ we get $Q^+ = 0$ "Reset"

case 3 :- $S=0, R=1$

The same above process is conducted for initially $Q=0$ and for initially $Q=1$ By.

By observation we can say when $S=0, R=1$ we get $Q^+ = 1$ "Set".


case 4 :- When $S=0, R=0$

By the observation we got $Q^+ = \bar{Q}^+ = 1$ which is unuseful condition known as don't care condition.


NOTE: - ① The S-R latch can be controlled with the help of a switch known as gated SR latch

② The controlling can also be done by using clock generator known as clocked SR flip-flop.

Active low Table




Active high Table



- Difference b/w flip-flop and latch is clock generator. No CLK \rightarrow latch. Controlling done \rightarrow flip-flop.

- S/p gives, changed internally. By NOT gate and S/p comes \rightarrow Active high (Mean. flow changes into high) S/p. in Active low \rightarrow equal to Active high
(Internally changed)

\rightarrow Modified SR \rightarrow JK




• J-K Flip-Flop :- The modification of SR flip-flop with external feedback connection is known as J-K flip-flop.

When $J=1$, $K=1$, and clock pulse is applied By observation we can say that $Q^+ = \bar{Q}$ toggle condition.

NOTE: ① Internal feedback should be operated until we get the stable O/p. This operation doesn't depend on clock pulse.

② External feedback operated only one time for the clock pulse.

[If output (Q, \bar{Q}) ^{applied to} feedback to S/p, it will not effect the S/p because clock is now OFF, it will wait until the next clock pulse will applied]





Table


clk	J	K	Q^+
—	0	0	No change
—	1	0	Set
—	0	1	0 Reset
—	1	1	\bar{Q} Toggle

S R \rightarrow 99% \rightarrow High Active high
 0 0 (By default)

S R	J K	N.C.
0 0	0 0	
0 1	0 1	Set
1 0	1 0	Reset
1 1 → X	1 1	Toggle




Active high



Active low


- D-Flip Flop and T-Flip Flop:-



Table

clk	D	Q ^t
0	0	0
1	1	1

→ By J-K flip-flop → Not use this one, Because of external feedback connect, size ↑, But asked in exam,



- T - flip-flop (Toggle)


T = high always (constant)

Table

clk	T	Q ^t
0	0	0
1	1	1


NO change
Toggle.

$t_{c+tc} = 2tc$



I/p \propto Hz.

O/p $\frac{1}{2} \propto$ Hz



→ If Q_p is always set at high, for 1 clock pulse it will toggle $0 \rightarrow 1$ and for 2nd clock pulse it will toggle $1 \rightarrow 0$

→ 2 Q_p pulse, 1 Q_p pulse with $\frac{1}{2}$ freq.

22/9/2014

• Characteristic Equations of Flip-Flop:-

$Q \quad J \quad K \quad Q^+$

N.o.c

$0 \quad 0 \quad 1 \quad 0$ Reset

$0 \quad 1 \quad 0 \quad 1$ Set

$0 \quad 1 \quad 1 \quad 1$ Toggle \bar{Q}

$1 \quad 0 \quad 0 \quad 1$ N.o.c

$1 \quad 0 \quad 1 \quad 0$ Reset

$1 \quad 1 \quad 0 \quad 1$ Set

$1 \quad 1 \quad 1 \quad 0$ Toggle \bar{Q}

$\bar{J}K \quad \bar{J}K \quad JK \quad JK$

\bar{Q}	0	1	1	0
Q	1	0	0	1
D_u	1	1	0	1
s	1	0	1	0

$$Q^+ = J\bar{Q} + \bar{K}Q$$

• Characteristic Equations of S-R Flip-Flop:-

$Q \quad S \quad R \quad Q^+$

N.o.c

$0 \quad 0 \quad 1 \quad 0$ Reset

$0 \quad 1 \quad 0 \quad 1$ Set

$0 \quad 1 \quad 1 \quad X$ Don't care

$1 \quad 0 \quad 0 \quad 1$ N.o.c.

$1 \quad 0 \quad 1 \quad 0$ Reset

$1 \quad 1 \quad 0 \quad 1$ Set

$1 \quad 1 \quad 1 \quad X$ Don't care

$\bar{S}R \quad \bar{S}R \quad SR \quad SR$


\bar{Q}	0	1	X	1	0
Q	1	0	X	0	1
D_u	1	1	0	1	0
s	1	0	1	0	1

$$Q^+ = S + \bar{R}Q$$

• Characteristic eqⁿ D - Flip Flop :-

Q	D	Q^+	\bar{D}	\bar{D}
0	0	0	0	1
0	1	1	0	1
1	0	0	1	0
1	1	1	1	0

$Q^+ = D$



• Characteristic eqⁿ of T-Flip Flop

Q	T	Q^+	\bar{T}	T
0	0	0	N.C.	0
0	1	1	Toggle	0
1	0	1	N.C.	1
1	1	0	Toggle	1

$Q^+ = \bar{Q}T + Q\bar{T}$

$Q^+ = Q \oplus T$

→ Excitation Table: To get particular O/p with possible ways of S/I/P.

→ consist of possible ways of S/I/P to get particular O/p


For J.K flip-flop:

J	K	Q	Q^+	J'	K'
0	0	0	X	1	1
0	1	1	X	0	1
1	0	X	1	1	0
1	1	X	0	0	1


For S.R flip-flop:

S	R	Q	Q^+	S'	R'
0	0	0	X	1	1
0	1	1	X	0	1
1	0	0	1	1	0
1	1	X	0	0	1

For D flip-flop:



Q	Q^+	D
0	0	0
0	1	1
1	0	1




fixed

Truth Table :- O/p with desire g/p.

For T flip flop.

Q	Q ⁺	T
0	0	0
0	1	1
1	0	1
1	1	0

• Designing of flip flop :- (By using JK)



client requirement

Q	M	N	Q ⁺	J	K
0	0	0	1	1	X
0	0	1	0	0	X
0	1	0	1	1	X
0	1	1	1	1	X
1	0	0	X	X	X
1	0	1	0	X	1
1	1	0	1	X	0
1	1	1	X	X	X

if we don't get X from above table
put X, X ex. this line
then draw K-map of J, K

Excitation Table of JK

Q	Q ⁺	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

for J


Q	$\bar{M}\bar{N}$	$\bar{M}N$	$M\bar{N}$	MN
Q	1		1	1
Q	X	X	X	X

$J = M + N'$

for K

Q	$\bar{M}\bar{N}$	$\bar{M}N$	$M\bar{N}$	MN
Q	X	X	X	X
Q	X	1	X	

$K = N$



Designing of flip-flop using SR:-

With Table of JK
client Requirement

$Q \quad A \oplus J \quad B \oplus K \quad Q^+$

$0 \quad 0 \quad 0 \quad 0 \quad 0 \quad X$

$0 \quad 0 \quad 1 \quad 0 \quad 0 \quad X$

$0 \quad 1 \quad 0 \quad 1 \quad J \quad 0$

$0 \quad 1 \quad 1 \quad 1 \quad J \quad 0$

$1 \quad 0 \quad 0 \quad 1 \quad X \quad 0$

$1 \quad 0 \quad 1 \quad 0 \quad 0 \quad 1$

$1 \quad 1 \quad 0 \quad 1 \quad X \quad 0$

$1 \quad 1 \quad 1 \quad 0 \quad 0 \quad 1$

SR excitation Table.

Q	Q^+	S	R
0	0	0	X
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

$AB \bar{A}B \bar{A}B \bar{A}B \bar{A}B$


\bar{Q}	0	0	1	1	0
Q	X	s	z	X	1

$AB \bar{A}B \bar{A}B \bar{A}B \bar{A}B$

\bar{Q}	X	X	z	1	0
Q	4	1	s	1	z

$$S = \bar{Q}A$$

$$R = QB$$



S-R flip-flop convert into JK flip-flop - CR
is externally applied.

Requirement \rightarrow Truth Table
By using \rightarrow Excitation Table.

- \rightarrow All excitation Table are for \rightarrow Active High
 \rightarrow This JK flip-flop and previous JK are same.
because previously having NAND gate $S R \rightarrow$ Active low connected into high Active. But in
this AND are used Because $S R \rightarrow$ is already Active high (Excitation Table).

~~Design~~ ~~Design~~ D-R-F By using S-R:-

Delay \rightarrow Truth Table

S-R \rightarrow Excitation Table.

~~How~~


① S-R \Rightarrow J-K, T, D

② D \Rightarrow S-R, J-K, T

③ J-K \Rightarrow S-R, T, D

④ T. \Rightarrow J-K, S-R, D..



- Clk pulse width \uparrow \rightarrow propagation delay \downarrow .



Because after changing Q from initially 0 \rightarrow 1 CLK is still ON stage so again change 1 \rightarrow 0, J-K \rightarrow 0 \rightarrow 1,

\Rightarrow problem called Race Around problem.

\Rightarrow To Avoid is ① Reduce pulse width, OR
② Use filter (RC).



- Race Around Problem :- When $J=1, K=1$ and clock pulse is applied. Then we get the toggle condition. But when the op is occurring at the instant of time when the S/p pulse is ON state then there is repetition of Toggle at the output for the single pulse of S/p known as race around problem.


- Methods to avoid Race Around Problem -

- Reducing the pulse width.
- By using the edge triggering.
- By using MASTER SLAVE J-K Flip-Flop.

NOTE Edge triggering two types:-


(i) POSITIVE EDGE TRIGGERING (leading edge triggering) (rising edge)

(ii) NEGATIVE EDGE TRIGGERING (trailing edge triggering) (falling edge)




- Green position having sufficient magnitude to trigger remaining NOT having ————— to —————

so. $\text{clk} \rightarrow 0$



• Timing Diagram :-




Edge Triggering




-ve edge triggering.

-ve E.T.

Given



outputs




→ By using the result of S-R flip-flop, 0 0 → NC
 $0 \downarrow \rightarrow$ Reset, $1 \ 0 \rightarrow$ Set and $1 \ 1 \rightarrow x$ we draw the timing op.

→ Before drawing, first write the S, R state


- → +ve triggering
- → -ve triggering



Pulse OR. level triggering:-



→ OFF level triggering period don't consider, the ON state remains continuous upto next ON stage, In toggle period stage will change ($0 \rightarrow 1, 1 \rightarrow 0$).




• Feedback in Binary Shift Registers:-

Flip flop connected in cascade manner is known as Binary Shift Registers.

• Types

- (1) Serial In Serial Out (SISO)
- (2) Serial In parallel Out (SIPO)
- (3) Parallel In Serial Out (PiSO)
- (4) Parallel InParallel Out (PiPO)

$$A \Rightarrow 1010$$



SISO

	S _i S _O	n	O/p CLK. (n-1)
(1)	S _i P _O	n	0
(3)	P _i S _O	1	(n-1)
(4)	P _i P _O	1	0

- No. of S_ip Bit \Rightarrow No. of clock pulse required to store these Bit in S_i, and only one CLK pulse to input the bit in F.F. (Data is already present at O/p. So (n-1) Bit to come our data for S_O and 0 for P_O)

• Application of Binary Shift Register:

- They are used for temporary data storage.

- These will provide the time delay.

$$\text{Time Delay } \Delta t = N \cdot T_c \quad N \rightarrow \text{No. of clks pulse.}$$

$$= N \cdot \frac{1}{f_c}$$

- These are used for data conversion ex:- Sipo convert serial form of data into parallel form and piso convert parallel data into serial form.


→ Left Shift \Rightarrow Multiplication by 2.

(4) These are used for arithmetic operation.

Ex:- left shift register is multiplication by 2
right shift register is \rightarrow division by 2

NOTE:- Right shift Register having error of 0.5 for odd numbers


(5) Shift Registers are used to design Ring Counters.




• When control pulse is 0 \rightarrow SISO

• When control pulse is 1 \rightarrow PISO

To make Serial output op. control will change to 0.



Q After 3. pulse what is O/p?



10011 → O/p.

23/9/2013

- Special type of syn. Counter → Ring counter
- No. of possible state → Mod value.

ex: 8 → → Mod 8

$n = 2n$ → Mod

No. of flip flop used

ex: Mod 10 → No. of flip flop need → 5

- Timing diagram → Take column and draw in row.

C

Counters: It counts the no. of clk pulses applied to it. Counters are of two type


(i) Synchronous Counter (Parallel Counter)

(ii) Asynchronous Counter (Ripple Counter, Wave)

→ Ring Counters are special category of syn. counters
Categories in two ways.

(i) Johnson's Ring Counter or (Twisted Ring Counter)
"Feedback is given from complementary O/p
of last flip flop.

Ex. MOD-10 \rightarrow flip flop.



MOD - 8

CLR	Q _A	Q _B	Q _C	Q _D	1	2	3	4	5	6	7	8
1	1	0	0	0	0	1	0	0	0	0	0	0
2	1	1	0	0	0	1	1	0	0	0	0	0
3	1	1	1	0	0	1	1	1	0	0	0	0
4	1	1	1	1	1	1	1	1	1	0	0	0
5	0	1	1	1	1	0	1	1	1	1	0	0
6	0	0	1	1	1	0	0	1	1	1	0	0
7	0	0	0	1	1	0	0	0	1	1	0	0
8	0	0	0	0	0	0	0	0	0	0	0	0
9	1	0	0	0	X							

Repeated. Not used.

formula - $n \rightarrow 2^n$ \rightarrow possible states
 \rightarrow CLR pulse.
no. of FF. Mod value

Initially Q_A, Q_B, Q_C, Q_D are at 0 states. When applied CLR pulse. $Q_A = 1$, and its binary shifted shown in table.

Q. What are the used and un-used stages of 4-bit Johnson's ring counter and what will be the next stages for un-used states and check whether it is self corrected counter or NOT.

Ans Possible states are $2^n \rightarrow 16$ but getting 8 because of such connection. So used other counters.

comes due to voltage fluctuation

used states: - $\rightarrow 8 \rightarrow 12 \rightarrow 14 \rightarrow 15 \rightarrow 7 \rightarrow 3 \rightarrow 1 \rightarrow 0_7$

un-used states: - 2, 4, 5, 6, 9, 10, 11, 13.

un used states Next stage

8 \rightarrow 9 ✓

10 \rightarrow 10

5 \rightarrow 2 ✓




6 \rightarrow 11

10 \rightarrow 13

11 \rightarrow 5 ✓

13 \rightarrow 6

9 \rightarrow 4






If goes to un-used states like



11, Next state 11 \rightarrow 5, 5 \rightarrow 2

2 \rightarrow 9, 9 \rightarrow 4, 4 \rightarrow 10, 10 \rightarrow 13,

13 \rightarrow 6; 6 \rightarrow 11, 11 \rightarrow 5 ...




Repeated, Locked



If we checked Next state of unused state, we can say that it is not a self corrected counter because it is not coming to its original state after any no. of pulse. So known as "locked out condition".


So get O/p. 0 0 0 0, to any pulse.

~~So arrangement done. \rightarrow first R.F. X B \rightarrow 1 always.~~




(ii) Ordinary Ring Counter or Ring Counter:

- Feedback is given from its complementary O/p of last flip-flop.



Formulg:-




→ first F.O.F. set always to 1 to start it. If 0 is applied always get 0000, NO op..

- To Make it Self. Started Add. NOR Gate

we get same Table. So called

Self started Ring Counter


- Set started ring counter



→ 1 is ready for CLR.

- unused state for Johnson's $\Rightarrow [2^n - 2^n]$

- Un-used state for Ring Counter $\Rightarrow [2^n - n]$





Other Names of Johnson's :-

(i) Switch Tail


(ii) Walking

(iii) Counting



F.P.Q.P.

Asynchronous:- $D/p Q \rightarrow$ takes with comb of $\rightarrow CLR + Q$
 $= Q_{final}$




When CLR \rightarrow active

$D/p Q \Rightarrow 0$ always.

Pre


~~with Pre~~
~~or~~




If pre is active ($Q=1$)
always.

- If clr or Pre active \rightarrow J & K inputs are not considered
- If both are 0 and 0 \rightarrow J & K = 0 \rightarrow Q = 0 \rightarrow which is 0.
- If Both are 1 and 1 \rightarrow Q = 1 \rightarrow which having fast speed.

Asynchronous Counter :- (Preset AND Clear)



Pre	clr	Q+	Pre	clr	Q+
0	0	flip flop		1	f.f.
0	1	0	1	0	0
1	0	1	0	1	1
1	1	X Don't care	0	0	X don't care




\Rightarrow Give Q-bar in -ve pulse. T flip flop.


Conventional + objective

Asym \rightarrow F_oF_i are NOT triggered simultaneously
 F_oF_i triggered by previous F_oF_i op.

- Asynch (Ripple) :-



Timing dice game



<u>Table</u>	clk	Q _A	Q _B
	0	0	0
	1	0	1
	2	1	0
	3	1	1
	4	0	0

~~Mod 4~~

formula $n \rightarrow 2^n$ \rightarrow possible state
 No. of FF. \rightarrow CLR.

- If there are n No. of flip-flop, first draw the timing diagram & then Truth Table.
 - In 3 F.F. when 3 F.P. trigger flip-flop get next state pulse so consider 1 FF previous state.
 - Consider all 1^{st} state of all F.F.

Ripple → frequency Divider

$Q_B \rightarrow$ trigger by $\text{clk} \overset{\text{edge}}{\text{edge}}$ $\Phi_A \rightarrow$ trigger by -ve edge of
 $Q_B \rightarrow$ be triggered by -ve edge of Φ_A

- Also called frequency Divider


Because Time period multiple by 2

f frequency divided by 2.

- (-ve) triggering Q (+ve) triggering Q .

UP counter

down counter




- (-ve) trigger \bar{Q}

down counter

- (+ve) trigger \bar{Q}

up counter



Shortcut:

(-ve) triggering → up connecting up counter
 → down connected down counter

+ve triggering → up connecting down counter
 down connected up counter.

• Designing of Asynchronous MOD Counter :-


~~shortcut~~ Right Trigger → Right Code

left trigger → opposite code


exp.- 1101 → 1011

- If clr is High \rightarrow 1
auto AND Gate Used.

- If clk is active $\bar{q} \rightarrow 0$ NAND Gate Used



- AND OR NAND gate are connected by 1 (those (F.F.) having 1 value)



for MOD 13 \Rightarrow 0101 (code)


Slepj

- Given design mod 13 first write the code of 13, 1101, this code write in F.F, those flip flop having 1 at O/p. \rightarrow connect those F.F. with AND

get to get 1 at open gate so that dr

Downloaded From www.gatecet.in will get active and would help become successful

for MOD 13 1101



left trigger

MOD 13 \Rightarrow 1101

(code will reverse)

\Rightarrow 1011

MOD 11

Right trigger

A B C D A B C D

0 1 0 0 0 0 0 0 0 0 0 0 left trigger

1 0 0 0 1 1 0 0 0 0 0

2 0 0 1 0 0 1 0 1 0 0

3 0 0 1 1 1 1 0 0 0 0

4 0 1 0 0 0 0 1 0 0 0

5 0 1 0 1 1 0 1 0 0 0

6 0 1 1 0 0 1 1 0 0 0

7 0 1 1 1 1 1 1 0 0 0

8 1 0 0 0 0 0 0 1 0 0

9 1 0 0 1 1 0 0 0 1 0

10 1 0 1 0 0 1 0 1 0 1

11 1 0 1 1 1 1 0 1 0 1

12 1 1 0 0 0 0 1 1 0 1

13 1 1 0 1 1 0 1 1 0 1

14 1 1 1 0 0 1 1 1 0 1

15 1 1 1 1 1 1 1 1 0 1

The unstable

state from where

F.F. Reset to


0000 don't

count is counted

and called

Quasi state


if OR having Bubble
NAND Gate



- As we are using AND gate, NO Need of CLR pulse is required to make F.O.F. in Reset position after the undesirable state comes.
ex:- Mod 13 \rightarrow 1101 When this comes, F.P. O/p reset to 0000 automatically.
- But if we don't use AND gate Counter O/p will Reset only when CLR pulse will applied. automatic action will not occur.

24/9/2014

By using NOR Gate :- Mod 13 - 1101



- Connect with \overline{Q} . don't connect with Q O/p F.F. because before coming of 13, Q will comes in some Before state, so it will return from that state


Shortcut:-

NAND	Q	$\overline{C_{tr}}$
NOR	\overline{Q}	C_{tr}
AND	Q	$\overline{C_{tr}}$
OR	\overline{Q}	$\overline{C_{tr}}$

Page No. 61

Q.39 $\overline{C_{tr}}, \overline{110} \rightarrow ?$ So OR gate. MOD 6 0005

Don't use AND gate because if we



Return Back
from 010 and became MOD 2

• Down Counter :-

Connect the the gate app with 1 while give 1 in that position, and take the code, that code ~~is~~ subtracted by Maximum value.

No. of F.F

Ex:- 101 $\rightarrow 7 - 5 = 2$ MOD 2 (3 flip-flop)

(2) 101 $\rightarrow 15 - 5 = 10$ MOD 10 (4 flip-flop).

- Right Trigger \rightarrow Right Code (Value)
- Left Trigger \rightarrow Reverse value & subtract
By maximum value (state).

• Procedure To find Mod Value for Asyn. Up Counter.

Step 1:- Keep the one's (1's) at those flip-flops which are having connection to the logic gate of other F.F. should be kept at zero]

Step 2:- Check whether it is right trigger or left trigger.

Right Trigger \rightarrow Right code
 Left Trigger \rightarrow Reverse code is the mod value

Procedure for Down Counter:


Step 1: Keep the 1's at those position from where logic gate is having connection. Other position should be kept at zero.

Step 2: check whether it is right trigger or left trigger.

Right Trigger \rightarrow Right value
 Left Trigger \rightarrow Reverse value

Should be subtract from the maximum state for the MOD value.

Ex:-



code \rightarrow 101 Right value $\rightarrow 7 - 111$

Maximum state $\Rightarrow 7$

$$\Rightarrow 7 - 5 = 2$$

$$b = 110$$

$$S \quad 101 X$$


$$= \underline{\text{MOD 2}}$$

Ex: Left trigger. Suppose code is 100

Reverse value is 001

$$\begin{aligned} \text{Maximum state} &\Rightarrow 7 \quad \Rightarrow 7 - 1 = 6 \\ &= \underline{\text{MOD 6}} \end{aligned}$$

• Asynchronous Up / down Counter



Control

0 | B operate \rightarrow down counter (pass the value present in \bar{Q})

1 | A operate \rightarrow up counter (pass the value present in Q)

conventional

• Asynchronous Counter :- [ORDerly Sequence]

~~V.N.T.M.P~~ (NO check for Right OR left Trigger). Simultaneously Trig.

Synchronous Up Co.

Syn. Down Counter

A B C D

A B C D

0 0 0 0

1 1 1 1

0 0 0 1

1 1 1 0

0 0 1 0

1 1 0 1

0 1 0 0

1 0 1 1

0 1 1 0

1 0 0 1

0 1 0 1

1 0 1 0

0 1 1 1

1 0 0 0

1 0 0 1

0 1 1 0

1 0 1 0

0 1 0 1

1 0 0 0

0 1 1 1

1 1 0 0

0 0 1 1

1 1 1 0

0 0 0 1

1 1 0 1

0 0 1 0

1 1 1 1

0 0 0 0

1 1 0 0

0 0 1 1

1 1 1 0

0 0 0 1

1 1 0 1

0 0 1 0

1 1 1 1

0 0 0 0

1 1 0 0


0 0 1 1

1 1 1 0


0 0 0 1

Clocked Synchronous Series Carry

Syn. Up Counter



Syn. down Counter



- When $Q_n = 1$ $C \rightarrow$ toggle $\therefore Q_n = Q_c = 1 \rightarrow Q$ (connected)

$Q_c = 1 \rightarrow B \rightarrow$ toggle $\therefore Q_n = Q_c = 1 \rightarrow$ we AND gate, together give 91p to $J-K$ (B), $A \rightarrow$ toggle when $Q_D = Q_c = Q_B = 1$ so we AND gate, together give 91p. to $J-K$ (A),

objection

• Synchronous

Time delay

$N \cdot T_g$

• Synchronous

T_g

• Synchronous Series
Carry

$T_g + (N-2)T_g$


$T_g \rightarrow$ Gate delay.

- If Mention Syn. Series Carry or Orderly Manner go for this Method otherwise Next coming method Any Order

Synchronous Design (No Need of R/S)

S N E K B D
 State Next Excitation K-Map Boolean Design
 Diagram State Table equation

Client requirement: - 4 2 0 6 5 7 13. (By JK)



③ K-Map for JK

\bar{Q}_2	\bar{Q}_1	\bar{Q}_0	J ₁	K ₁
0	0	0	0	X
0	1	0	1	X
1	0	0	X	1
1	1	0	1	0

② Present state | Next state | J₀ K₀ | J₁ K₁ | J₂ K₂

Present state	Next state	J ₀ K ₀	J ₁ K ₁	J ₂ K ₂
$Q_2 \ Q_1 \ Q_0$	$Q_2^+ \ Q_1^+ \ Q_0^+$	0		
4 1 : 0 0	0 → 1 → 0	0 X	1 X	X 1
2 0 : 1 0	0 → 0 0	0 X	X 1	0 X
0 0 0 0	1 → 1 0	0 X	1 X	1 X
6 1 1 0	1 → 0 1	1 X	X 1	X 0
5 1 0 1	1 → 1 1	X 0	1 X	X 0
7 1 1 1	0 → 0 1	X 0	X 1	X 1
1 0 0 1	0 → 1 1	X 0	1 X	0 X
3 0 1 1	1 → 0 0	X 1	1 X	1 X

$\bar{Q}_1 \bar{Q}_0$	$\bar{Q}_1 Q_0$	$Q_1 \bar{Q}_0$	$Q_1 Q_0$
\bar{Q}_2	0	X	X
Q_2	1	X	X

$\bar{Q}_1 \bar{Q}_0$	$\bar{Q}_1 Q_0$	$Q_1 \bar{Q}_0$	$Q_1 Q_0$
\bar{Q}_2	X	1	X
Q_2	1	X	X

$$J_0 = Q_2 Q_1$$

$$K_0 = \bar{Q}_2 Q_1$$

$$\bar{Q}_1 \bar{Q}_0 \bar{Q}_1 Q_0 Q_1 Q_0 Q_1 \bar{Q}_0$$

\bar{Q}_2	1	0	1	X_3	X_2	
Q_2	1	1	1	X_3	X_2	

$$\bar{Q}_1 \bar{Q}_0 \bar{Q}_1 Q_0 Q_1 Q_0 Q_1 \bar{Q}_0$$

\bar{Q}_2	X_0	X_1	X_2	X_3	X_4	
Q_2	X_1	X_2	X_3	X_4	X_5	

$$J_1 = \bar{Q}_1$$


\bar{Q}_2	1	0	1	0	
Q_2	X	X	X	X	

$$K_1 = Q_1$$

\bar{Q}_2	X^1	X^1	X^1	X	
Q_2	1	0	1	0	

$$J_2 = \bar{Q}_2 (Q_1 \odot Q_0)$$

$$K_2 = Q_2 (Q_1 \odot Q_0)$$



T flip flop. 0 2 3 1 0

Present state | Next state | $T_1 | T_2$

Q	Q^+	T	Q_2	Q_1	Q_2^+	Q_1^+	T_1	T_2
0	0	0	0	0	0	1	0	1
0	1	1	2	1	0	1	1	0
1	0	1	3	1	1	0	0	1
1	1	1	3	0	1	0	1	0

\bar{Q}_1	Q_1
1	1

$$T_1 = Q_1 \oplus Q_2$$

\bar{Q}_1	Q_1
1	1

$$T_2 = Q_1 \odot Q_2$$


(a)

• Procedure To find MOD Value: For Syn. Counter:-

Step 1:- Write J/P and O/P in form of Table

Step 2:- Write the J/P connection on their head.

Step 3:- Keep some default state and make a horizontal line.



$K_0 \rightarrow \text{Keep}_1$

		\bar{Q}_1	1	\bar{Q}_0	\bar{Q}_0	step ②
CLR	J ₁	J ₀	K ₀	J ₁	K ₁	\bar{Q}_0
		1	1	1	1	1
		0	1	0	0	0
		0	1	1	1	0 0 X repeated

} MOD 3.

~~An will Be~~

$$Q_0, Q_1 \Rightarrow 00, 11, 01, 00, \dots$$

$$\text{or } 11, 01, 00, 11, \dots$$

$$Q_1, Q_0 \Rightarrow 00, 11, 10, 00, \dots$$

~~Q~~ $4(Q_1) + 2(Q_0) = ? \Rightarrow 4(0) + 2(0) = 0$

$$4(1) + 2(1) = 6$$

~~Ans~~ $\Rightarrow 0, 6, 4, \dots \quad 4(1) + 2(0) = 4$

~~Q₈~~ Pg No 63.

Q₈	CLR	1	1	Q_C	1	1	\bar{Q}_A	Q_A	Q_B	Q_C	1	1	0
		1	1	0	1	1	0	0	0	1			
		1	1	1	1	1	1	1	1	0 1 1 0			


Repeats

~~Q₂₉~~

110 will repeat after 2 pulse

- Synchronous (Up / Down) \rightarrow Externally control must
- K-Map for up counter \rightarrow Take both value of J_0 (up & down)

Given.



	up	down
0	0	3
1	1	1
3	3	0

Up Additional s/p for up.

$y = 0$	Present state	Next state	$J_0 \ K_0$	$J_1 \ K_1$
$y = 0$	$Q_1 \ Q_0$	$Q_1^+ \ Q_0^+$		
0	0 0	0 1	1 X	0 X
0	0 1	1 1	X 0	1 X
1	1 1	0 0	X 1	X 1

down Additional s/p for down.

$y = 1$	P.S.	N.S.	$J_0 \ K_0$	$J_1 \ K_1$
1	1 1	0 1	X 0	X 1
1	0 1	0 0	X 1	0 X
1	0 0	1 1	1 X	1 X

$Q_0 \ Q^+$	$J_1 \ K_1$	$Q_0 \bar{Q}_0 \bar{Q}_1 \bar{Q}_0 \bar{Q}_1 \bar{Q}_0 \bar{Q}_1 \bar{Q}_0$	$\bar{Q}_0 \bar{Q}_1 \bar{Q}_1 \bar{Q}_0 \bar{Q}_0 \bar{Q}_1 \bar{Q}_0 \bar{Q}_0$
0 0	0 X	Y 1 X X X	Y X 0 1 X
0 1	1 X	Y 1 X X X	Y X 0 0 X
1 0	X		
1 1	X 0		

$J_0 = 1$

$K_0 = Y \oplus Q_1$


- When the empty space left keep their don't care.
- Both J_0 of up/down taken in K-Map.
- Both K_0

$\bar{Q}_1 \bar{Q}_0$	$\bar{Q}_1 Q_0$	$Q_1 \bar{Q}_0$	$Q_1 Q_0$
y	0_1	1_1	x_1
y	1_0	0_0	x_0

$\bar{Q}_1 \bar{Q}_0$	$\bar{Q}_1 Q_0$	$Q_1 \bar{Q}_0$	$Q_1 Q_0$
y	x_0	x_1	1_1
y	x_0	x_1	1_1

$$J_1 = \bar{y}Q_0 + y\bar{Q}_0 \\ = y \oplus Q_0$$

$$K_1 = 1$$



Client Requirement :- 0 3 5 6 (up).

P. S.	N. S.	T ₀	J ₁	K ₁	T ₂
$Q_2 \dots Q_1 \dots Q_0$	$Q_2^+ \dots Q_1^+ \dots Q_0$	T_0	J_1	K_1	T_2
1 0 0 0	0 1 1 1	1 1 1	1	1	0
0 1 1 1	1 0 1 1	0	1	1	1
1 0 1 1	1 1 1 0	1	1	1	0
1 1 0 0	0 0 0 0	0	0	0	1

Q	$Q+1$	J	$\bar{Q}_1 \bar{Q}_0 \bar{Q}_1 Q_0 Q_1 \bar{Q}_0$	$\bar{Q}_1 \bar{Q}_0 \bar{Q}_1 Q_0 Q_1 \bar{Q}_0$
0 0	0	\bar{Q}_2	$1_0 \quad x \quad 0_3 \quad x_2$	$\bar{Q}_2 \quad 1_0 \quad x_1 \quad 1_3 \quad x_2$
0 1	1	Q_2	$x_4 \quad 1_5 \quad x_7 \quad 0_6$	$Q_2 \quad x_4 \quad 1_5 \quad x_7 \quad 1_6$
1 0	1			
1 1	0			


$$T_0 = \bar{Q}_1$$

$$T_1 = 1$$

\bar{Q}_2	0	x	1	x
Q_2	x	0	x	1

$$T_2 = Q_1$$

Wanted $\Rightarrow 0 \ 3 \ 5 \ 6$ Unwanted $\Rightarrow 1 \ 2 \ 4 \ 7$




	Q_1	T_2	Q_1	T_1	Q_0	T_0	Q_0	Q_1	Q_2	Suppose unwanted state $\rightarrow 4$
CLR								1	0	$0 \rightarrow 4$
1	0	1	1	1	1	1	1	1	1	$1 \rightarrow 7$
2	1	1	0	0	0	0	1	1	1	$1 \rightarrow 1$
3	0	1	1	0	1	0	0	0	0	$0 \rightarrow 2$
4	1	1	0	1	0	1	0	0	0	$0 \rightarrow 4$


lock out

Self Corrected Counter: - Because of voltage fluctuation, the counter go to unwanted state and if it is coming back to original state after one or more pulse, it is known as self corrected counter. If it is not coming back known as lock out condition.


METHODS OF AVOID LOCK OUT CONDITION. Design an additional combinational ckt with the help of unwanted state whose opp. should be connected to desire preset and clear S/P. as per the required wanted state.



Wanted Unwanted



Suppose want to come back original state (5) after any unwanted state.



$5 \rightarrow 1 0 1$ Connect 1 with preset value and connect 0 " clear value.

Suppose $3 \rightarrow 0 1 1$ $1 \rightarrow \text{clear}$
 $2, 3 \rightarrow \text{preset}$.

25/9/2014

• State Reduction Method :-

State Diagram:- Graphical representation of a ckt performance consist of a parameters present state, S/p, Next state, O/p.

Step 1:- Draw the state diagram for the given ckt

Step 2:- Draw the state table for the state diagram.

Step 3:- Identify the equivalent state


Equivalent state:- Two state are said to be equivalent if their Next state and O/p are equal.

Step 4:- If two state are equivalent one of the state should be eliminated

Steps: Repeat the above process until we get all different state.

Step :-

Given



$y/x \rightarrow z/p$ $00 \rightarrow z/p$ applied get. 01 which gives
 $y \rightarrow z/p$ $0/p \rightarrow 0$.

Pg No. 62

Present state	Next state	Output
a	c, b	0, 0 }
b	d, c	0, 0 }
c	ge, fd	1, 1 }
d	fd, a	1, 0 }
e	fd, a	0, 1 }
f	ge, f	1, 0 }
g	f, q	0, 1 }

5 state Ans.

(1) equivalent state
(2) state eliminate
(3) equivalent state
(4) state eliminate
(5) state eliminate
(6) state eliminate
(7) state eliminate

eliminate.


- Types
 - Mile Method
 - Moore Method

→ Present O/p depends upon present S/p and present state.

Mile Method: - The present O/p not only depends on the present state it also depends upon the present S/p.


NOTE: - The above example is Mile Method only.

Moore Method: - In this method O/p The present O/p depends on only present state.



whatever will be the S/p, 0, 1
O/p will depend only present state.

State Diagram of flip-flop:-



NAND

0 0

0 1

1 0

1 1

~~AB=00~~

AB=11

AB=01

AB=10

AB=11

AB=00

AB=01

AB=10

AB=11


AB=00

AB=01

AB=10

AB=11

Combinational Circuit




Half Adder

x	y	Carry	Sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$\begin{aligned}\text{Sum} &= \bar{x}y + x\bar{y} \\ &= x \oplus y\end{aligned}$$


$$\text{Carry} = x \cdot y$$



Half Subtractor

x	y	Borrow	Difference
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0

$$\begin{aligned}\text{Difference} &= x \oplus y \\ \text{Borrow} &= \bar{x} \cdot y\end{aligned}$$



Full Adder

x	y	z	Carry	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Full Subtractor

x	y	z	Borrow	Difference
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

✓ Sum and difference have same eq = $x \oplus y \oplus z$

✓ Carry and Borrow having also same eq. carry = $x_1y_1 + x_2y_2 + y_2$
only Borrow having \bar{x}_1 Borrow = $\bar{x}_1y_1 + z\bar{x}_1 + y_2$

$$\text{Sum} = \bar{x}\bar{y}z + \bar{x}yz + x\bar{y}z + xyz$$

$$= x \oplus y \oplus z$$

$$\text{Difference} = x \oplus y \oplus z$$

K-Map. of Both sum & Diff.

$$\bar{y}z \quad \bar{y}z \quad yz \quad yz$$

\bar{x}	0	1	3	1
x	1	0	1	0
y	1	1	0	1
z	0	1	1	0

$$\text{Carry} = \bar{x}yz + x\bar{y}z + xy\bar{z} + xyz$$

$$+ xyz$$

$$= xy + xz + yz$$


\bar{x}	0	1	1	0
x	1	0	0	1
y	1	1	0	1
z	0	1	1	0

Carry


\bar{x}	0	1	1	0
x	1	0	0	1
y	1	1	0	1
z	0	1	1	0

Borrow


$$\text{Borrow} = \bar{x}y + yz + \bar{y}z$$



Sum OR Difference



Carry




Borrow

• Decoders :- These are used in memory system.


For n select lines 2^n location activated

Half Adder



	A	B	Sum	Carry
0	0	0	0	0
1	0	1	1	0
2	1	0	1	0
3	1	1	0	1


Decoder



NoA

$$\text{Sum} = \sum m(1, 2)$$


$$\text{Carry} = \sum m(3)$$



full Adder

$$\text{Sum} = \sum m(1, 2, 4, 7)$$

$$\text{Carry} = \sum m(3, 5, 6, 7)$$




De Mux :- Decoder with enable input is DeMux
It is 1 to Many circuit.

called as


✓ Decoder with Enable = Demux

- If Enable (1) activated then only 1 o/p will be 1.

- If Enable (0) deactivated o/p will always be 0




~~Q TIES~~



- Demux or Decoder MUST have OR & NOR gate only otherwise change into OR & NOR ex. NAND given with equivalent to bubbled NOR.

MUX :-




Names

→ Many to 1 circuit, waveform generator or parallel to serial converter, Data Selector

- Enables can also be used if $E=1$ Output
 $E=0$ Opp is 0.

- If given like that:

already find I_o and write with $\bar{A} \bar{B}$




$$f = (I_0) \bar{A} \bar{B} + (I_1) \bar{A} B +$$

$$(I_2) A \bar{B} + (I_3) AB.$$

~~J. Voimp~~

- Designing Bif. MUX

$$Vcc \text{ [logic 1]} \quad f = \sum m(1, 2, 4, 5)$$



$$f = \sum m(1, 2, 4, 5)$$

Maximum. value 7. (3 bit)

So. 8x1.

	A	B	C
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

Design By using 4×1 MOX1 - $f = \sum m(1, 2, 4, 5)$

	A	B	C	f
0	0	0	0	0
1	0	0	1	1
2	0	1	0	1
3	0	1	1	0
4	1	0	0	1
5	1	0	1	1
6	1	1	0	0
7	1	1	1	0

$A = J_0$
 $I = I_1$
 $\bar{A} = I_2$
 $O = J_3$

MSB (Missing)

A used in Input

- Writing O/p f in form of A

LSB (Missing)

C used in Input.

- Writing O/p f in terms of C

A	J_0
1	J_1
\bar{A}	I_2

$$f = \sum m(1, 2, 4, 5)$$

C	J_0
\bar{C}	J_1
1	I_2

$$f = \sum m(1, 2, 4, 5)$$

B C

A B

Shortcut

लाला लाला

०१

१०

	J_0	J_1	J_2	J_3
\bar{A}	0	1	2	3
A	4	5	6	7
C	A	1	\bar{A}	0

	J_0	J_1	J_2	I_3
\bar{C}	0	2	4	6
C	1	3	5	7
C	\bar{C}	1	0	

By 2x1 MUX

- MSB is Select line

A is Selection


- LSB is Select line.

C is Select line.

	A	B	C	f
J ₀	0	0	0	0
	1	0	0	1
	2	0	1	0
	3	0	1	0
J ₁	4	1	0	1
	5	1	0	1
	6	1	0	0
	7	1	1	0

$J_0 = B \oplus C$

$J_1 = \bar{B}$




Show why

	J ₀	J ₁
\overline{BC}	0	4
$\overline{B}C$	1	5
$B\overline{C}$	2	6
BC	3	7

$$\overline{BC} + B\overline{C}$$

$$B \oplus C$$



	J ₀	J ₁
\overline{AB}	0	1
$\overline{A}B$	2	3
$A\overline{B}$	4	5
AB	6	7

$$A \oplus B = \overline{A}\overline{B} + \overline{B}A$$

$$= \overline{B}$$

$$\begin{array}{c} \text{C1} \\ \text{C2} \\ \text{C3} \\ \text{C4} \end{array}$$

Jobs

O	A	I_0	I_1	$f = ?$	$f = \Sigma m (1, 2, 4, 6)$
0	X	0	1		
1	-	1	0		
0	-	0	0		


Solution

	I_0	I_1	I_2	I_3	write this column then circle the No. and write the function.
\bar{A}	0	1	2	3	
A	4	5	6	7	
	A	\bar{A}	1	0	

Buffer



NOT



O	I_0	I_1	$f = \bar{A}(I_0) + A(I_1)$
1	0	1	$= \bar{A}(0) + A(1)$
			$= A$

I	I_0	I_1	$f = \bar{A}(I_0) + A(I_1)$
0	1	0	$= \bar{A}(1) + A(0)$
			$= \bar{A}$

AND

	A	B	f	O	I_0	I_1	$f = \bar{B}(I_0) + B(I_1)$
0	0	0	0	A	1	2	$= \bar{B}(0) + BA$
1	0	1	0				
2	1	0	0				
3	1	1	1				$= AB$

\bar{A}	0	1	$f = \bar{B}(I_0) + B(I_1)$
A	2	3	
	0	A	

EXOR

	A	B	f	O	I_0	I_1	$f = \bar{B}(I_0) + B(I_1)$
0	0	0	0	\bar{A}	0	1	$= \bar{B}(0) + BA$
1	0	1	1	A	2	3	$= \bar{B}(1) + BA$
2	1	0	1				
3	1	1	0				

Downloaded From www.gatechnotas.in This gate is formed from a NOT.

Sheetlet

2x1 MUX

NOI	1
AND	1
OR	1
EX-OR	2
EX-NOR	2
NAND	2
NOR	2

Q H.A. NO. of MUX.

Sum \rightarrow EX-OR \rightarrow 2


Carry - AND \rightarrow 1

Total 3 Ag

26/9/2014

- Design A Circuit :- $I/p \rightarrow$ generate corresponding code will generate in O/p.

- Encoder:-



8 X 3 Encoder.

Octal to Binary converter.

J ₇	J ₆	J ₅	J ₄	J ₃	J ₂	J ₁	J ₀	y ₂	y ₁	y ₀
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	0	1	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	1	0	0	0	0	0	0	1	0	1
1	0	0	0	0	0	0	0	1	1	1

for Hexg to Binary conversion 16×4

$$y_0 = I_1 + I_2 + I_5 + I_7$$

$$y_1 = I_2 + I_3 + I_6 + I_7$$


$$y_2 = I_4 + I_5 + I_6 + I_7$$

- Priority Encoder: Code will generate only when its higher no. having 0 value.

I_3	I_5	I_4	I_0	y_1	y_0
0	0	0	1	0	0
0	0	1	X	0	1
0	1	X	X	1	0
1	X	X	X	1	1

$$y_0 = I_1 I_2' I_3' + I_3$$

$$y_1 = I_2 I_3' + I_3$$



code for L
only generate
when I_2, I_3
are 0, I_0
is whatever
X.

- Higher Order Circuits By using Lower Order ckt

4x16 concentrate in 01p NO.

By using 2x4

Show me


$$\frac{16}{4} = 4$$

$$\frac{4}{4} = 1$$



decade

Total Required


(5)



enable 9IP \rightarrow DEMUX



E 9IP. (DEMUX)



E 9IP. (DEMUX)

of even NO.

$$\text{Ex: } 16 \times 256 \quad 256 = 16$$

$$H \times 16$$

No external
ckt required

$$\frac{16}{16} = 1$$

$$\frac{16}{16} = 17 \text{ required.}$$


Ex: - 3x8 By using 2x4

If odd NO,
 $\frac{3}{4} \rightarrow 8$
 $\frac{8}{4} \rightarrow 2$
 $\frac{2}{4} \rightarrow 1$ Not possible

External ckt circuit required "NOT gate".

B	C	B	0	$\overline{A} \overline{B} \overline{C}$
		C	1	$\overline{A} \overline{B} C$
			2	$\overline{A} B \overline{C}$
			3	$A \overline{B} \overline{C}$

Extra NOT
gate required




Because of
odd No.

Total 4t required. & with NOT gate.

If NOT gate not given in option \Rightarrow Then 3cht Required

MUX :- (4×1) using (2×1)


Concentrate In I/p No.



Codes & Code Converters :-

BCD :- Valid only upto 4 digit, "8421"

upto 9. only BCD written same as Binary.
Valid



Invalid BCD	I/O
1010	0001 0000
1101	0001 0100

Binary code

BCD → not a self complimentary code

"2421" Code.

0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	1	0	1	1
6	1	1	0	0
7	1	1	0	1
8	1	1	1	0
9	1	1	1	1

Self complimentary
code

"5421" same as "2421" except that, half MSB is 0 and half LSB is 1

Excess-3 (Ex-3 code) → Addition of 3 in BCD.

$$0 \rightarrow 0000 \rightarrow \text{BCD}$$

$$+ \quad \quad \quad \downarrow$$

$$0011 \rightarrow \text{Ex-3}$$

$$\rightarrow 0001 \rightarrow \text{BCD}$$

$$+ \quad \quad \quad \downarrow$$

$$0100 \rightarrow \text{Ex-3}$$

BCD to Ex-3 Code Conversion:

	S/p BCD				O/p Ex-3			
	A	B	C	D	w	x	y	z
0	0	0	0	0	0	0	1	1
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	0	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	1	1
5	0	1	0	1	1	0	0	0

EX-OR → Arithmetic logic gate

Used in add & subtractor

6	0	1	1	0	1	0	0	1
7	0	1	1	1	1	0	1	0
8	1	0	0	0	1	0	1	1
9	1	0	0	1	1	1	0	0

	$\bar{C}D$	$\bar{C}D$	CD	CD		$\bar{A}B$	$\bar{A}B$	$\bar{A}B$
$\bar{A}B$	0	1	2	3		0	1	2
$\bar{A}B$	4	1	5	1	6	1	4	5
AB	X_{12}	X_{13}	X_{15}	X_{14}		X_{12}	X_{13}	X_{15}
$A\bar{B}$	1	9	X_{11}	X_{10}		1	9	X_{11}

$$W = A + B \bar{D} + BC$$

$$x = B \bar{C} \bar{D} + \bar{B} \bar{D} + \bar{B} C$$

$\bar{A}B$	1	0	1	3	2
$\bar{A}B$	1	4	5	1	6
AB	X_{12}	X_{13}	X_{15}	X_{14}	
$A\bar{B}$	1	9	X_{11}	X_{10}	


$\bar{A}B$	1	6	1	7	1	2
$\bar{A}B$	1	4	5	2	1	6
AB	X_{12}	X_{13}	X_{15}	X_{14}		
$A\bar{B}$	1	9	X_{11}	X_{10}		

$$y = \bar{C}D + CD$$

$$z = \bar{C}D + \bar{C}\bar{D}$$

9/p. B. o. CD

o/p. EX-3



• Binary To Gray :- msB will not change.

$B_3 \quad B_2 \quad B_1 \quad B_0$

Binary 1 ⊕ 1 ⊕ 0 ⊕ 1
 ↓ ↓ ↓ ↓

Gray \Rightarrow $1_{q_3} \quad 0_{q_2} \quad 1_{q_1} \quad 1_{q_0} = 1011$
 msB

Binary Gray

$$B_3 \longrightarrow G_3 \quad G_3 = B_3$$

$$B_2 \longrightarrow G_2 \quad G_2 = B_3 \oplus B_2$$

$$B_1 \longrightarrow G_1 \quad G_1 = B_2 \oplus B_1$$

$$B_0 \longrightarrow G_0 \quad G_0 = B_1 \oplus B_0$$

Gray To Binary Code:

	G_3	G_2	G_1	G_0	Gray code :-
Gray	↑	0	1	1	✓ unit distance code.
	↓	⊕	↓	⊕	✓ Hamming distance.
Binary	1	1	0	1	

MSB (B_3) B_2 B_1 B_0

Gray Binary

$$G_3 \longrightarrow B_3 \quad B_3 = G_3$$

$$G_2 \longrightarrow B_2 \quad B_2 = G_3 \oplus G_2$$

$$G_1 \longrightarrow B_1 \quad B_1 = G_2 \oplus G_1$$

$$G_0 \longrightarrow B_0 \quad B_0 = G_1 \oplus G_0$$

Binary Code Gray Code

0	0 0	0 0	1, Bit difference
1	0 1	0 1	" "
2	1 0	1 1	" "
3	1 1	1 0	" "

Gray Code

Hamming Distance is '1' in Gray Code,

⇒ Gray code is "unit distance code"

⇒ Gray → K-Maps.

• B.C.D To Seven Segment Code Conversion:-

	<u>q</u>	S/I/P.				O/P.						
	f l — b	A	B	C	D	a	b	c	d	e	f	g
	e — l c	0	0	0	0	1	1	1	1	1	1	0
	d	1	0	0	0	1	0	1	1	0	0	0
	2	0	0	1	0	1	1	0	1	1	0	1
17	1234	3	0	0	1	1	1	1	1	0	0	1
5	67	4	0	1	0	0	0	1	1	0	0	1
9	9	5	0	1	0	1	1	0	1	1	0	1
6		6	0	1	1	0	0	0	1	1	1	1
7		7	0	1	1	1	1	1	1	0	0	0
8		8	1	0	0	0	1	1	1	1	1	1
9		9	1	0	0	1	1	1	1	0	0	1

Draw K-map. A B C D \rightarrow S/I/P.

(a, b, c, d, e, f, g \rightarrow O/P. individually).

And write the eqn.

• Number Representation:-

Binary \rightarrow 4 digit 8 4 2 1 ;

5 digit 16 8 4 2 1

6 digit 32 16 8 4 2 1

1) Sign Magnitude

2) 1's Complement

3) 2's Complement

Case (i) +ve Number (sign, 1's, 2's complement)

+51 \rightarrow 0 1 0 0 1 1

↓ ← →
Sign Bit magnitude

same

Case(c) -ve Number ex:- -51

$\boxed{1} \ 1 \ 1 \ 0 \ 0 \ 11 \rightarrow$ sign magnitude
 sign bit magnitude

$\boxed{1} \ 0 \ 0 \ 1 \ 1 \ 00 \rightarrow$ 1's complement

$$\begin{array}{r} 0 \ 0 \ 1 \ 1 \ 0 \ 0 \\ + \ 1 \\ \hline \boxed{1} \ 0 \ 0 \ 1 \ 1 \ 0 \ 1 \end{array} \rightarrow 2^1 \text{ s complement.}$$

Range for sign magnitude and 1's complement.

$$[-(2^{n-1}-1) \text{ to } +(2^{n-1}-1)]$$

ex:- $n=3$ $n = \text{no. of sign bit}$.
 $-(2^{3-1}-1) \text{ to } +(2^{3-1}-1)$
 $-3 \text{ to } +3$

Sign	Magnitude	1's Complement	2's Complement						
x	y	z	x	y	z	x	y	z	
0	0	0+0	0	0	0+0	0	0	0+0	
0	0	1+1	0	0	1+1	0	0	1+1	
(+ve)	0	1	0+2	0	1	0+2	0	1	0+2
sign bit	0	1	1+3	0	1	1+3	0	1	1+3
Bit value	1	0	0-0	1	0	1-0	1	0	0-4
remain	1	0	1-1	1	1	0-1	1	1	1-1
remain in 2's comp	1	1	0-2	1	0	1-2	1	1	0-2
2's comp	1	1	1-3	1	0	0-3	1	0	1-3

(-ve) Sign Bit

Range for 2's complement

$$[-(2^{n-1}) \text{ to } +(2^{n-1}-1)]$$

Changes comes only in -ve no

Special case for 2's complement - Carry enters into sign bit.

- Ex:- ① 1 0 0 $\Rightarrow -(2^{n-1})$ | 1 0 0
 $\Rightarrow -4$ | 1 1 1's comp.
 ② 1 0 0 0 $\Rightarrow -8$ | 1 0 0 2's comp.
 ③ 1 0 0 0 0 $\Rightarrow -16$.



NO representation for -0 in 2's complement

Ex:-

	+ve	Sign. Mg.	1's comp.	2's comp.
① 1 0 1		+5	+5	+5
② 1 1 0 1	-ve	-13	-2	-3

28/9/2012

- Full Adder :- & Parallel Carrey Adder




$$\therefore A \rightarrow A_3 A_2 A_1 A_0 \quad B \rightarrow B_3 B_2 B_1 B_0$$

- Ripple Carrey Adder OR Parallel Carrey Adder:



Depend on only 5th.
Not to carry



$$\textcircled{0} \quad (N-1) F.o.A + 1 H.o.A.$$

If Cin present :— $\checkmark N F.o.A.$
(added with other ck)


~~also with~~ $\textcircled{a} \quad (N-1) [2 H.o.A + 1 \text{ OR gate}] + 1 H.o.A$. from fig ①

$$\Rightarrow (2N-1) H.o.A. + (N-1) \text{ OR gate}$$

Ex:- N = 4,

$\frac{1}{2} H.o.A + 3 \text{ OR gate}$

hook Ahead Carry






fig. ②




fig. ④

$$C_0 + 1 = C_1 = G_0 + P_0 C_0$$

$$C_1 + 1 = C_2 = G_1 + P_1 C_1 = G_1 + P_1 G_0 + P_1 P_0 C_0$$


$$C_2 + 1 = C_3 = G_2 + P_2 C_2 = G_2 + P_2 [G_1 + P_1 G_0 + P_1 P_0 C_0]$$

$$= C_3 + P_2 G_1 + P_1 P_2 G_0 + P_1 P_2 P_0 C_0$$

$$C_3 + 1 = C_4 = G_3 + P_3 C_3 = C_{13} + P_3 [C_{12} + P_2 G_1 + P_1 P_2 G_0 + P_1 P_2 P_0 C_0]$$

$$= C_{13} + P_3 C_{12} + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$

• $\rightarrow D - D - D - D - D$ = 5tp delay.



• fig. ③ H.o.A having 3 delay. But all three F.o.A. having 2 delay A_i, B_i are already operated in case of F.o.A.


So total Time delay $\Rightarrow 3+2+2+2 = 9$ ts delay.

But in fig ② only 4 ts delay $\textcircled{1} \textcircled{2} \textcircled{3} \textcircled{4}$

\approx ex: fig ③ for 10 bit. $= 2 \times 20 \text{ (F.A)} = 20$
 $= 20 + 1 = 21$ ts delay.
H.A.

\approx But in fig ② only vertical CLK↑, horizontal remain same even in 10 bit \rightarrow 4 ts delay.

\approx CLK are individually having carry, all CLK carry individually and add finally by OR gate.



Q.15 only Box. Total OR gate $\Rightarrow 4$ and AND = 10 gate

Shortcut

$$\text{AND gate} = \frac{n(n+1)}{2}$$

$$\text{OR Gate} = n$$

• Complement Methods -

Dec'	Bin'	Oct'	Hex'
7's \rightarrow	10's	2's	8's

$(r-1)$'s \rightarrow	9's	1's	7's	15's
--------------------------	-----	-----	-----	------

$r \rightarrow$ Radix (or) Base

shortalt for 2's complement:

ex:- $\begin{array}{r} 10100 \\ \swarrow \\ 01100 \end{array}$ 2's.

comes upto Non-zero, write same as it and remaining we get inverted

ex:- $\begin{array}{r} 10101 \\ \swarrow \\ 01011 \end{array}$ 2's.

ex:- $\begin{array}{r} 1000 \\ \swarrow \\ 1000 \end{array}$ 2's.

ex:- 9's complement.

(1) 9 (2) 9 9 (3) 99. 9
 $\begin{array}{r} 9 \\ - 1 \\ \hline 2 \end{array}$ $\begin{array}{r} 17 \\ - 1 \\ \hline 82 \end{array}$ $\begin{array}{r} 17.3 \\ - 1 \\ \hline 82.6 \end{array}$


ex:- 10's complement.

(1) 2 (2) .82 (3) 82.6
 $\begin{array}{r} +1 \\ \hline 3 \end{array}$ $\begin{array}{r} +1 \\ \hline 83 \end{array}$ $\begin{array}{r} +1 \\ \hline 82.7 \end{array}$


{ 1. must be to
 1's B } added

2's Compliment Adder/Subtractor

$B_3 | B_2 | B_1 | B_0$ $A_3 | A_2 | A_1 | A_0$




$A \rightarrow A_3 A_2 A_1 A_0$
 $B \rightarrow B_3 B_2 B_1 B_0$



$x = y$
 $x \Rightarrow \text{minuend}$
 $y \Rightarrow \text{subtrahend}$

$$x - y \rightarrow x + \bar{y}'$$




Control \Rightarrow 0 $\Rightarrow A + B$ \Rightarrow 1 $\Rightarrow A - B$

B₀ \rightarrow 1's complement

+ 1 \rightarrow 2's complement

when control = 1, B₀ $\rightarrow \bar{B}_0$ (1's complement) by adding C_{in} = 1 B₀ \rightarrow 2's complement which will added with A₀ $\rightarrow A + 2$'s complement. This result will work as a carry to next FoA.



BCD Addition :-

Case(i) $5 \rightarrow 0101$

$4 \rightarrow 0100$

1001 valid (no carry).

6 Invalid BCD
 $\begin{cases} 10 = 1010 \\ 11 = 1011 \\ 12 = 1100 \\ 13 = 1101 \\ 14 = 1110 \\ 15 = 1111 \end{cases}$

When two valid BCD No. are added the result in invalid or carry is generated. The six should be added to get valid BCD No.

Case(ii)

$5 \rightarrow 0101$

$7 \rightarrow 0111$

1100 invalid

$+ 0110$

10001 / 0010

1 2 $\Rightarrow 12$.

(Invalid)

Case(iii)

$8 \rightarrow 1000$

(Valid But carry generate)

$9 \rightarrow 1001$

carry

1 0001 \rightarrow valid

$\downarrow + 110$

0001 / 0111

$\Rightarrow 17$.

Ex:-

10 11 1011 1011 1111



Carry out

4 Bit Adder

8 4 2 1

1 1 XX

1 X 1 X



Designed

fixed 0 011 bit Adder

1010110

• BCD Subtraction:-

• Case(i) +ve Result

ex: $6 \rightarrow 0110$

$-4 \rightarrow \underline{0101}$ [9's compliment] \Rightarrow 9's complement of

1011 Invalid substrahend should be

added to minuend if

we get valid O/p and

No carry which indicated

result is -ve and

9's complement should
be taken for final
answer.

end

around carry

+ 1

0 0 1 0

+ 2

\Rightarrow 9's complement of substrahend

should be added to the minuend

If the result is invalid or carry

is generated then 'six' should

be added with "end around

carry".

ex:- -ve Result. $-6 \rightarrow 0011$ (9's complement)

$+ 4 \rightarrow \underline{0100}$

0 1 1 1 Valid

"No carry"

1) valid 2) Result -ve

3) No carry }

Ans Take 9's

9

-7




→ -2

Designing


subtrahend 0 1 0 0 0 1 1 0
 minuend 1 0 1 1 1 0 0

2's compliment

4 Bit Adder




10011101



4 Bit Adder

C_{in}



0000

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

0001

For the final answer. If the sign bit is zero
answer is already in the true binary.

Step 9: Ignore the carry.

case(i) $+9 \rightarrow 01001$
 $+4 \rightarrow \begin{array}{r} 00100 \\ + 0101 \\ \hline 01101 \end{array} \Rightarrow +13$

sign bit

case(ii) $+9 \rightarrow \begin{array}{r} 0 \\ + 001 \end{array}$
 $-4 \rightarrow \begin{array}{r} 1 \\ - 0100 \\ \hline 10101 \end{array} \Rightarrow +5$

carry (ignore)

case(iii) $-9 \rightarrow \begin{array}{r} 1 \\ - 0111 \end{array} \quad (2\text{'s compliment of } 9)$
 $+4 \rightarrow \begin{array}{r} 0 \\ + 0100 \\ \hline 1011 \end{array} \Rightarrow -5$

sign bit

2's compliment

case(iv) $-9 \rightarrow \begin{array}{r} 1 \\ - 0111 \end{array}$
 $-4 \rightarrow \begin{array}{r} 1 \\ - 100 \\ \hline 1001 \end{array}$
 $\begin{array}{r} 1 \\ 1 \\ \hline 1101 \end{array} \Rightarrow -13$

carry

sign bit

case(v) $-9 \rightarrow \begin{array}{r} 1 \\ - 0111 \end{array}$
 $+9 \rightarrow \begin{array}{r} 0 \\ + 1001 \\ \hline 0000 \end{array} \Rightarrow 0$

carry
ignore

sign bit

• I's complement: Algorithm:

Step 1:- Add the I's complement subtrahend to the minuend.

If the carry occurs make it end around carry.

Step 2:- Check the MSB Bit (Sign Bit). If it is 0

Answer is True Binary. If it is 1 take I's complement for the final answer.

• Overflow Condition:- The carry enter to sign bit if it is known as overflow condition. Then sys. introduces one more bit for no. representation.

$$5 \rightarrow 101$$

$$4 \rightarrow 100$$

↓ Cin

$$\text{Carry} \leftarrow 1001$$

$$5 \rightarrow 00101$$

$$4 \rightarrow 00100$$

$$+ 01001$$

+ 9

overflow condition: $f = \bar{x}\bar{y}z + x\bar{y}z$


$$= \bar{0}01 + 001 = 1+0$$

$$= 1 \quad (\text{overflow})$$

if $f = 0$ No overflow

$f = 1$ overflow.

~~2nd Method~~:-



$f \Rightarrow$ overflow.

if $f = 0 \rightarrow$ No overflow
 $f = 1 \rightarrow$ overflow.


$Cin \rightarrow$ Carry $1+1 \Rightarrow 10$

$Cout \rightarrow$ carry coming out By $1 \Rightarrow 0$.


Logic Family (Theory Book Parameter Table Imp)

- Diode has logic gate.

AND



OR



A	B	D ₁	D ₂	y
0	0	✓ ^{ON}	✓	0
0	1	✓	X	0
1	0	X ^{OFF}	✓	0
1	1	X	X	1

A	B	D ₁	D ₂	y
0	0	✓ ^{ON}	✓	0
0	1	✓	X	0
1	0	X ^{OFF}	✓	0
1	1	X	X	1

+Vcc

A · B

y = 9

y = A · B + C · D

(AND)


C · D


+Vcc

y = \bar{A}

NOT (RTL)

A	Q	y
0	X	1
1	✓	0





A	B	y
0	0	1
0	1	1
1	0	1
1	1	0


A	B	y
0	0	1
0	1	0
1	0	0
1	1	0

• DCTL :- Direct Coupled Transistor logic

It is same as that of RTL except the input resistors are removed.

NOTE :- DCTL suffers with current hogging problem


Current Hogging :- Because of different saturation level of leading gate current will be hogged in certain nodes only, and rest remaining loads are starvation of current known as current hogging.





Conventional Diagr. Truth Table 15 Marks

MOS Technology

N MOS:




NMOS: \rightarrow Gate
+ve \rightarrow ON
-ve \rightarrow OFF



A	n ₁	n ₂	y
0	/	x	1
1	v	v	0


Symbol



A	B	n ₁ , n ₂	n ₃	y
0	0	/	x	1
0	1	/	x	0
1	0	v	v	1
1	1	v	v	0

NAND Gate

"NOR" Gate






A	B	n_1	n_2	n_3	y
0	0	✓	X	X	1
0	1	✓	X	✓	0
1	0	✓	✓	X	0
1	1	✓	✓	✓	0

• PMOS :-

Gate (-ve)

PMOS :- Gate.



A	P ₁	P ₂	y
0	✓	✓	1
1	✓	X	0


GND

A	B	P ₁	P ₂	P ₃	y
0	0	✓	X	X	1
0	1	✓	X	✓	0

GND. A + B


NOR Gate Table

A	B	P ₁	P ₂	P ₃	Y
0	0	✓	✓	✓	1
0	1	✓	✓	X	0
1	0	✓	X	✓	0
1	1	✓	X	X	0



ON

"NAND" Gate



$$y = \overline{A \cdot B}$$


$$y_1 = A \cdot B$$

GND

- C MOS :- Complementary MOS :-


+V_{SD}


"NOT" Gate



+V_{SD}

"N AND" Gate





Shortcut:

- (N-p-n) OR Nmos:-

(i) column \rightarrow ~~and~~ Multiplication \rightarrow AND operation

(ii) Row \rightarrow OR operation \rightarrow Addition.

- (p-n-p) — OR Pmos:

(i) Column \rightarrow OR operation \rightarrow Addition

(ii) Row \rightarrow AND \rightarrow Multiplication

For Both :-

B93

Nim Ban


Bar Bar

11


A -

6

- C MOS :- Concentrate on NMOS (and any)



• Even Parity Generator



• Parity Even parity. 0 1 0 $\boxed{1}$


x	y	z	p
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

x	y	z	p
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

\rightarrow No. of 1's including parity must be even no. \Rightarrow No error.

• Even Parity Checker

x	y	z	p
0	1	1	1



• Hamming Code :- (7 Bit)

Data \rightarrow 1 1 0 1

Tx \rightarrow P₁ P₂ P₃ P₄ P₅ P₆ P₇
1 0 1 0 1 0 1

for 7 Bit \rightarrow Parity Bits are \Rightarrow P₁ P₂ P₄

12 Bit \rightarrow " " \Rightarrow P₁ P₂ P₄ P₈

15 Bit \rightarrow " " \Rightarrow P₁ P₂ P₄ P₈

Downloaded From www.gatenotes.in

P_4	P_2	P_1	
\uparrow	\uparrow	\uparrow	
2^2	2^1	2^0	To make even parity \Rightarrow I's NO. even
x	y	z	
0	0	0	$P_1(1, 3, 5, 7) \Rightarrow (P_1 1 1 1) \Rightarrow P_1 = 1$
1	0	0	$P_2(2, 3, 6, 7) \Rightarrow (P_2 1 0 1) \Rightarrow P_2 = 0$
2	0	1	$P_3(4, 5, 6, 7) \Rightarrow (P_3 1 0 1) \Rightarrow P_3 = 0$
3	0	1	
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

Rx (Received). 1 0 (0) 0 1 0 1
 $P_1 - P_2 (P_3) P_4 P_5 P_6 P_7$

$P_1(1, 3, 5, 7) \Rightarrow (1 0 1 1) \Rightarrow V = 1$

$P_2(2, 3, 6, 7) \Rightarrow (0 0 0 1) \Rightarrow P = 1$

$P_4(4, 5, 6, 7) \Rightarrow (0 1 0 1) \Rightarrow x = 0$

$\alpha \beta \gamma$

0 1 1 \Rightarrow (3) \rightarrow 3 Bit having error


If No error $\alpha \beta \gamma = 0 0 0$

29/9/2014

• DTL :- (Diode Transistor logic)

$$+V_{CC} = 5V$$

NAND Gate



Ckt Analysis :-

Given $V_y = 0.7V$ Cut off voltage of Diode

$$V_{BE(on)} = 0.7V$$

$$V_{BE(sat)} = 0.8V$$

$$V_{CE(sat)} = 0.1V$$

$$\beta = 25$$

case(i) $V_x = 0.1V$ $V_y = 0.1V$

$$i_1 = \frac{V_{cc} - V_1}{R_1} = \frac{5 - 0.8}{4K} = 1.05mA$$

$$i_2 = i_B = i_R = 0 \Rightarrow Q \text{ is off}$$
$$\Rightarrow y = \text{High}(5V)$$

case(ii) $V_x = 0.1V$ $V_y = 5V$

Same as the of case(i) $\Rightarrow y = \text{High}(5V)$

case(iii) $V_x = 5V$ $V_y = 0.1V$

Same as the case(ii) $\Rightarrow y = \text{High}(5V)$

case(iv) $V_x = 5V$ $V_y = 5V$

$$i_1 = \frac{5 - 2.2}{4K} = 0.7mA$$

$$i_2 = 0.7mA \quad i_R = \frac{V_{BE(\text{sat})}}{10} = 0.8 \times 0.08mA$$

$$i_R = 0.064mA$$

$$i_B = i_1 - i_R = 0.7 - 0.064 = 0.636mA$$

$$i_c = \frac{V_{cc} - V_{CE(\text{sat})}}{R_C} = \frac{5 - 0.1}{4K} = 1.2mA$$

$$i_B = 0.636mA \quad i_c = 1.2mA$$

Saturation condition: $\frac{i_c}{i_B} \leq \beta$. $\frac{1.2}{0.636} < 25, 1.9 < 25$

$\Rightarrow Q$ is in saturation region.


All the saturation condition is necessary because

the more voltage will occur at $R_C = 4K$

by large value of i_c , so low voltage at y .


- Drive $1k \rightarrow$ connected one loaded ckt.

Find the no. of logic ckt can drive



"Procedure
to find
out"

"FAN OUT"



$$i_L = \frac{V_{CC} - V_L}{R_L} = \frac{5 - 0.8}{4K} = 1.05 \text{ mA}$$

$$i'_c = i_c + N L$$

Saturation condition $i'_c / i_B \leq \beta$.

$$\Rightarrow N = 13$$

Valid for these values only

Opp low case of driving gate \rightarrow Sinking
Opp high case of driving gate \rightarrow Sourcing.

$$\frac{i_c + N i_l}{i_B} = 25$$

$$N \approx 13$$

$$1.2 + N(1.05) = 25$$

$$0.62$$

- When the V_{GS} is low \rightarrow all load ckt gate get ON. So all the ~~the~~ load gate draw the current which is coming from $i_E = V_{CC}/(driven ckt)$

- Procedure :-

case (i): Opp of driving gate is low :- In this case the voltage drop V_L for the loading gate when becomes as $0.8V$ there exist a load current which passes through the saturated Transistor of driving gate. Then for N No. of loads we get $\frac{i_c}{i_B} = \frac{i_c + N i_l}{i_B}$ and the saturation condition will be $\frac{i_c}{i_B} \leq \beta$. i.e. $\frac{i_c + N i_l}{i_B} \leq \beta$.

where N indicates the "Fan OUT" value.

Case (ii): Opp of driving gate is high:- In this pnp diode of loading gate is reverse Biased and there exist a reverse saturation current which passed through the R_C of driving gate. And by N No. of loaded it causes more voltage drop across R_C and Opp can alter from high voltage which leads to improper operation.


- So there is a limit on the fan out even in this case also.

NOTE :- From the among two cases the least value is preferable for overall fan out.

So O/p low case of driving gate is preferable.

- No. of load gate can be connected more in case high because minority current is very low compare to low case.

- At p/r A voltage can vary upto $1.3V$ bcoz $1.3 + 0.7$



This section will ON. (proper function)

⇒ This called Noise margin.

- Procedure to find Noise Margin:-

case(i) O/p of driving gate is low:- In this case the other section of loading gate to become ON the voltage drop required at V_{in} is $D_1 + D_2 + V_{BE\ (ON)} = 0.7$

$$\text{So the difference of voltage} = 2.1 - 0.8 \quad [+ 0.7 + 0.7] \\ = 1.3 \quad V$$

is the maximum acceptable floating voltage known as "NOISE MARGIN".

case(ii) O/p of driving gate is high:- In this case also fan out should be measured.

Noise Margin

NOTE:- Among above two case noise margin should be measured & least value is preferable of noise margin.

- Procedure to find Power dissipation :-

$$P_D = V_{cc} \cdot I_{cc} = P_D(\text{low}) + \frac{P_D(\text{high})}{2}$$

For high - OFF Transistor. $i_1 = i_{cc}$

for low - ON - Transistor $i_1 + i_2 = i_{cc}$.

- $D_1 \& D_2$ If only one diode are removed, fanout & Noise Margin effects.

FAN OUT value will \uparrow , Noise Margin \downarrow

- If add one More diode D_3 , $D_1 \& D_2$ fanout & Noise Margin value effect. Fanout value \downarrow Noise Margin \uparrow

- As per client Requirement of fanout and noise, we select the diode value and No. of diodes as per circuit value.


Q What happen when one of diode is Removed in DTI ckt:


Ans FAN OUT \uparrow , NOISE MARGIN \downarrow

Q What happen when one more diode is Added.

Ans FAN OUT \downarrow , NOISE MARGIN \uparrow

- TTL: High Threshold logic: When one of diode is replaced by zener diode, Noise Marginal levels can be \uparrow known as High threshold logic.






procedure will remain same only values get change

Q IES Q. Design the ^{CPT} MOSFET By using NMOS:-
 15 marks
 $f = \frac{1}{AB} + C(D+E)$
 ♦ Vec


By NMO



By CMOS. NMOS designs

remain same, for PMOS
 again draw the ckt above NMOS
 by row \Rightarrow column

Q) Draw the diagram :- TTL



• D_1 is used for
When the -ve voltage
occurs at the T.P.

Flight D, get ON and

ground. So
to singing.

problem can
be solved


- D₂ → Used for switching

→ When the S/N is high, noise is R.o.B., any fluctuation occurs not problem.

- Purpose of D_1 :- It avoids the ringing i.e. the -ve voltage fluctuation can be grounded by the Zener diode D_1 , so that the I_p. transistor is saved.
- Purpose of D_2 :- For proper switching.

TTL NAND Gate

Remaining diag. save




More I_p. It becomes NAND, when at least I_p is low, O_p is high.

A	B	y
0	0	1
0	1	1
1	0	1
1	1	0

- TTL logic are three types:-

(i) Totem pole TTL: The above discuss TTL is known as totem pole TTL. Bcoz Both O_p transistor cannot be ON simultaneously (Q_3, Q_4)

(ii) Open Collector TTL: The O_p transistor collector end is open and resistor is connected for proper




operation known as open collector TTL.


Purpose of Pull up Resistor

① for proper O_p switching voltage.

② It eliminates power supply fluctuations.



* NOTE Open collector TTL allows wired logic.



→ This Q_3 is same (another Q_3 taken).



→ y_2 will give to y_1 , NOT
left (current) for y_1 . So
 $y_1 > 0$.

→ When both $y_1 = y_2 = 1$

$0 \parallel y > 1$
So called wired AND logic

wired AND logic

wired OR logic




(iii) Tie state TTL: Having three states

(i) logic 0

(ii) logic 1

(iii) High Impedance state





→ When current driving \rightarrow load \Rightarrow Sourcing
Load \rightarrow Driving \Rightarrow sinking

Q Question comes to find fanout value.

~~I_{ES}~~ Voltage and Current parameters:-

High

Low



graph

$$\left. \begin{array}{c} V_{OH} \\ V_{IH} \end{array} \right\} \text{Noise Margin}_H = V_{OH} - V_{IH}$$

$$\text{Fan Out} = \frac{I_{OH}}{I_{IH}}$$

Take
Refer
Value.

$$\left. \begin{array}{c} V_{il} \\ V_{ol} \end{array} \right\} \text{Noise Margin}_L = V_{il} - V_{ol}$$


$$\text{Fan Out} = \frac{I_{ol}}{I_{il}}$$

- $V_{OH} \rightarrow$ O/p high voltage $I_{OH} \rightarrow$ O/p high current
- $I_{IH} \rightarrow$ S/p high current $V_{IH} \rightarrow$ S/p high voltage
- $I_{ol} \rightarrow$ O/p low current $I_{pl} \rightarrow$ S/p low current
- $V_{ol} \rightarrow$ O/p low voltage $V_{il} \rightarrow$ S/p low voltage

- Suppose $V_{OH} \rightarrow 5V$ But due to voltage fluctuation or by some other means $V_{IH} \neq 5V$, it is $4.9V, 4.8V, 4.7V$ upto it acceptable. But below these values high voltage $5V$ no any more high voltage become low voltage.

- $V_{ol} =$ low voltage $= 0V$ (ground voltage) V_{il} can be accepted upto $0.1, 0.2, 0.3V$ but above this value V_{il} is no any more low voltage it becomes high voltage.

NOTE: The floating S/P in TTL technique is taken as



S/P is not connected to any logic

floating pt.

Q

No. of NAND Gate = ?

SOP (Given) \Rightarrow AND - OR.

$$f = \bar{A}\bar{B} + \bar{C}\bar{D}$$

Implementation of logic gate By NAND

Shortcut: Bar Bar, split eines Bar.

$$f = \overline{\bar{A}\bar{B} + \bar{C}\bar{D}} = \overline{\bar{A}\bar{B}} \cdot \overline{\bar{C}\bar{D}}$$

= 3 NAND Gate

NAND

- all terms should be product terms.

- To get this \Rightarrow wherever be the + make it double compliment ($\bar{\bar{+}}$)

for NOR gate :

- all terms should be sum terms.

- To get this \Rightarrow wherever be the + make it double compliment ($\bar{\bar{+}}$)


In Pos form (NAND): -

$$f = (A + \bar{B}) \cdot (\bar{B} + \bar{D})$$

$$f = \overline{(A + \bar{B})} \cdot \overline{(\bar{B} + \bar{D})}$$


$$= (\bar{A} \cdot \bar{\bar{B}}) \cdot (\bar{\bar{B}} \cdot \bar{D})$$

$$= (\bar{A} \cdot B) \cdot (\bar{B} \cdot D)$$




one additional NAND gate used

- If there is 1 p. f. $f = A \cdot \overline{B} \cdot C$



By using 2 pp. terminal

→ Take complementary term separately



(NOR Gate) OR-AND Implementation of logic gate By using NOR gate

$$\text{POS} \Rightarrow f = (\overline{A} + B) \cdot (C + \overline{D})$$

$$\Rightarrow (\overline{A} + B) \cdot (C + \overline{D}) \Rightarrow (\overline{A} + B) + (C + \overline{D})$$

3 NOR gate

$$\text{In SOP form:- } f = \overline{A} \cdot \overline{B} + \overline{C} \cdot \overline{D}$$

$$= \overline{\overline{A} + \overline{B}} + \overline{\overline{C} + \overline{D}}$$




$$\text{Downloaded From www.EasyEngineering.net} \quad (A + \overline{B}) + (\overline{C} + \overline{D})$$

Memory :-

30/8/2014

ROM :- (Designing):

$2^n \times m$ ROM



- Diodes are putting there where '1' mapping is connected.
- Blocks are memory allocation.

$$16 \rightarrow 4 \times 4 \rightarrow \text{data lines} = 2^n \times 4$$

$$\rightarrow 2^n \times m$$

where n = select lines m = data lines
place in diodes.

Given $f_1 = \sum m (0, 1, 3)$ $f_2 = \sum m (1, 3)$
 $f_3 = \sum m (2, 3)$ $f_4 = (0, 2)$
 (above circuit)

- For 3 Bit Square :-

$$9 \times 9 \rightarrow 0$$

1

2

3

4

5

6

7

$$7 \times 7 = 49$$

32 16 8 4 2 1

1 1 0 0 0 1

$f_6 \quad f_5 \quad f_4 \quad f_3 \quad f_2 \quad f_1 \rightarrow m$

$$7 \rightarrow 7^2 = 49$$

Downloaded From www.gatenotes.in

No. of data lines required = 8


$$\Rightarrow 2^3 \times 8 = 48 \rightarrow \text{Memory allocation}$$

No. of data lines all $m \rightarrow 6$
No select $n \rightarrow 3$.

$$\Rightarrow 2^n \times m \Rightarrow 2^3 \times 6 \\ \Rightarrow 48.$$

	x	y	z	f ₆	f ₅	f ₄	f ₃	f ₂	f ₁	
0	0	0	0	0	0	0	0	0	0	'0'
1	0	0	1	0	0	0	0	0	1	'1'
2	0	1	0	0	0	0	1	0	0	'4'
3	0	1	1	0	0	1	0	0	1	'9'
4	1	0	0	0	1	0	0	0	0	'16'
5	1	0	1	0	1	1	0	0	1	'25'
6	1	1	0	1	0	0	1	0	0	'36'
7	1	1	1	1	1	0	0	0	1	'49'



ROM \rightarrow Combination of Decoder and Encoder:



- It will generate the No. square code So encoder.

- Given. $f_1 = \bar{A}BC + \bar{A}\bar{B}\bar{C}$
 $f_2 = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C}$


"PLA"



No. of Minterms = No. of AND gates

	AND Array	OR Array
ROM	fixed	programmable
PLA	programmable	programmable
PAL	programmable	fixed

- In PAL - OR array is fixed and AND array is variable.



$$\therefore f = \frac{1}{2tp}$$

for n gates.


for N gates $\Rightarrow T = N(2tp)$

$$f = \frac{1}{N(2tp)}$$

$\therefore n \rightarrow \text{odd}$ always

$n \rightarrow \text{even} \times \rightarrow \text{then is } \boxed{0} \rightarrow \boxed{0} \rightarrow \boxed{0} \rightarrow \boxed{0} \rightarrow \boxed{0} \rightarrow \boxed{0}$

Hazard:-

- Static '0' Hazard :-  should come 0 but comes 1
- Static '1' Hazard :-  should come 1 but comes 0


Because of different propagation delay the different part of the ckt, the o/p of the ckt is not accurate for temporary interval of time known hazard in the circuit.

For a temporary interval we are getting wrong result that result is called "Glitch".

Types:- (1) static '0' Hazard

(2) static '1' Hazard

(3) dynamic Hazard



Redundant ckt CKT ① o/p comes quickly

ckt ② o/p -- slowly


so o/p will generate by ckt ①

③ By ckt ① o/p and previous o/p of ckt ② for temporary period


So add Redundant ckt for delay the rising of ckt ①

Now o/p of ckt ① and ckt ② comes at same timing give accurate result by ckt ②

Strobe signal is used to avoid error.



- To avoid decoding every strobe signal used.
- When the O/p is available, then strobe signal is applied to get the display.



set up. hold time
Time

• Setup time should be added not Hold time for delay



• Q/p should be applied first then clk pulse applied

- Mod value divided to get frequency value.

Q. as page no. 65 \rightarrow If initial value 101 not given
Ans; f/16.

Pg no. 57.

Q. 19 n = 3




two multiplexers required

C. Q. 20 After 4 stage we get O/p = 1

do ans 11) 4 correction in
Downloaded From www.gatenotes.in

MUX \rightarrow waveform generator

Q. 29



$$f = \frac{1}{T} = 0.5 \text{ MHz}$$

$$1 \mu\text{sec} / \mu\text{sec} = 2 \mu\text{sec} = T_p$$

✓ logic families parameters [propagation delay, N.M., fan out etc] table in Theory Book is ~~imp~~ (D), CMOS, TTL..

less delay \rightarrow More speed ✓

(Number System):-

Conversion

Decimal to any \Rightarrow Successive Division

(i) Decimal to Binary

10^2	10^1	10^0	.	10^{-1}	10^{-2}
--------	--------	--------	---	-----------	-----------

↓ Decimal pt

$$73 = 7 \times 10^1 + 3 \times 10^0 = 70 + 3 = (73)_{10}$$

2 1 2	$\rightarrow 0$
2 6	$\rightarrow 0$
2 3	$\rightarrow 1$
	1

In fractional :-

$$(0.75)_{10}$$

$$0.75 \times 2 = 1.50$$

$$0.50 \times 2 = 1.00$$

$$(12)_{10} = (1100)_2$$

$$(0.75)_{10} = (0.11)_2$$

(ii) Decimal to Oct :- $(253)_{10}$ (ii) to Hexa.

$$\begin{array}{r} 8 | 253 \\ \cdot \quad 8 | 31 \rightarrow 5 \\ \cdot \quad \quad 3 \rightarrow 7 \end{array}$$

$$(253)_{10} = (375)_8$$

$$\begin{array}{r} 16 | 351 \\ 16 | 21 \rightarrow F \\ \cdot \quad \quad 1 \rightarrow 5 \end{array}$$

$$(351)_{10} = (15F)_{16}$$

• Any to Decimal:-

Ex:- (i) $(1101.011)_2$

$$\begin{array}{ccccccc} 1 & 1 & 0 & 1 & . & 0 & 1 1 \\ 2^3 & + & 2^2 & + & 2^1 & + & 2^0 \\ 8 & + & 4 & + & 0 & + & 1 \\ & & & & 0 & + & 0.15 + 0.15 \\ & & & & & & 0.30 \end{array}$$

$$(13.375)_{10}$$

(ii) Oct to Dec.

$$(753)_8$$

$$= 7 \times 8^2 + 5 \times 8^1 + 3 \times 8^0$$

$$= (491)_{10}$$

(ii') Hexa to Dec.

$$(A3C)_{16}$$

$$= A \times 16^2 + 3 \times 16^1 + C \times 16^0$$

$$= (2620)_{10}$$

• Binary to Oct.

$$(1\boxed{1}\boxed{1}0\boxed{1} \quad 0\boxed{1}\boxed{1}1)_2$$

$$(75.34)_8$$

Binary to Hexa

$$(10\boxed{1}\boxed{1}0\boxed{1}.1\boxed{1}0\boxed{1})_2$$

$$(2D.D8)_{16}$$

• Any to Binary:-

(i) Oct to Binary.

$$(475.4)_8$$

$$(10011101.100)_2$$

(ii) Hexa to Binary

$$(DAB.C7)_{16}$$

$$(1101101010011100.0111)_2$$

• Oct to Hexa:-

Ex:- $(654.3)_8 = \underline{110101100.011}$

$$= (1A8.6)_{16}$$

- Hexa to Octal :-


Ex:- CA93. ▷

$$\begin{array}{ccccccccc} 1 & 1 & 0 & 0 & . & 1 & 0 & 1 & 0 \\ \hline 14522 & 3 & . & 64 \end{array} \text{ Ans}$$

11/10/2014

- DAC :- parameters of DAC

Digital



$$V_o = K \left[2^{n-1} b_{n-1} + 2^{n-2} b_{n-2} + \dots + 2^1 b_1 + 2^0 b_0 \right]$$

Decimal eqn. Binary data :

V_x full scale voltage

V_{x6}

V_{x5}

V_{x4}

V_{x3}

V_{x2}

V_{x1}

V_{x0}

$$\text{No. of steps} = 2^n - 1$$

D value don't require step
so neglected

$$\text{Step size} = \frac{V_x}{2^n - 1}$$



$$(1 \text{ LSB value}) = \frac{V_x}{2^n - 1}$$

$$= \frac{V_x}{2^n - 1} = \frac{V_{F.S.}}{\text{No. of steps}}$$


$$\% \text{ Resolution} = \frac{1}{2^n - 1} \times 100$$

Resolution :- Smallest variation it can measure having high resolution

Analog O/p.



Weighted Resistor Type DAC:



$$V_o = -I_f \cdot R_f$$

$$= -R_f [I_0 + I_1 + I_2]$$

(Assume 3 Bit DAC)

$$\Rightarrow -R_f \left[\frac{V_r}{2^2 R} + \frac{V_r}{2^1 R} + \frac{V_r}{2^0 R} \right]$$

$$\Rightarrow -\frac{R_f \cdot V_r}{R} \left[\frac{1}{2^2} + \frac{1}{2^1} + \frac{1}{2^0} \right]$$

$$= -\frac{R_f \cdot V_r}{R} \left[\frac{1}{2^{n-1}} + \frac{1}{2^{n-2}} + \dots + \frac{1}{2^1} + \frac{1}{2^0} \right]$$

$$= -\frac{R_f \cdot V_r}{R \cdot 2^{n-1}} \left[1 + 2^1 + 2^2 + \dots + 2^{n-2} + 2^{n-1} \right]$$

$$V_o = K \left[2^{n-1} b_{n-1} + 2^{n-2} b_{n-2} + \dots + 2^1 b_1 + 2^0 b_0 \right]$$

$$\text{where } K = \left| -\frac{R_f \cdot V_r}{R \cdot 2^{n-1}} \right|$$


- According to corresponding digital values, arrows will connect with V_o , $V(1)$ line and/or $V(0)$ line. Branches will give current. According to that analog voltage comes.
- $V(0)$ connected arrow (grounded) Branch current = 0
- $b_{n-1} \dots b_0$ If bit(1) is present, term is present otherwise bit(0) term absent.

$$\text{Q.} \quad \bullet \text{ LSB Resistance} = 2^{n-1} \cdot \text{MSB Resistance}$$


$$\bullet V_o = K \left[2^{n-1} b_{n-1} + 2^{n-2} b_{n-2} + \dots + 2^1 b_1 + 2^0 b_0 \right]$$

$$\bullet K = \left| -\frac{R_f \cdot V_r}{R \cdot 2^{n-1}} \right|$$


R-2R ladder Type DAC [Inverting Type].




when bit is = 1
connected to Rail
 $(-V_{ref})$ otherwise
connected to ground



V_{th} = Thevenin
voltage



R_{th} = Thevenin's
Resistor



$$V_o = -I_f R_f$$

$$= -R_f [I_0 + I_1 + I_2]$$

$$= -R_f \left[\frac{V_r}{8(3R)} + \frac{V_r}{4(3R)} + \frac{V_r}{2(3R)} \right]$$

$$\begin{aligned}
 V_o &= \frac{-R_f V_r}{3R} \left[\frac{1}{2^3} + \frac{1}{2^2} + \frac{1}{2^1} \right] \\
 &= \left[\frac{-R_f}{3R} \right] \cdot V_r \left[\frac{1}{2^n} + \frac{1}{2^{n-1}} + \dots + \frac{1}{2^1} \right] \\
 &= \left[\frac{-R_f}{3R} \right] \left[\frac{V_r}{2^n} \right] \left[1 + 2^1 + \dots + 2^{n-1} \right]
 \end{aligned}$$

\checkmark

$$V_o = K \left[2^{n-1} b_{n-1} + 2^{n-2} b_{n-2} + \dots + 2^1 b_1 + 2^0 b_0 \right]$$

where $K = \left(\frac{-R_f}{3R} \right) \left(\frac{V_r}{2^n} \right)$

Suppose code is 100

$$\begin{aligned}
 V_r &\xrightarrow{\text{2R}} V_{th} \xrightarrow{\text{2R}} V_o \\
 V_{th} &= V_r \cdot \frac{2R}{2R+2R} = \frac{V_r}{2} \\
 R_{th} &= R
 \end{aligned}$$



If we apply to second weight we get $V_r/4$, R and again apply we get $V_r/8$, R .

- Suppose code 010 find upto $\frac{V_r}{4}$.

- Suppose code 001 find upto $\frac{V_r}{2}$

$$V_o = \left| \frac{R_f}{3R} \right| \left(\frac{V_r}{2^n} \right) \left[\sum_{i=0}^{n-1} 2^i b_i \right]$$

• For Non-inverting Type:



$$V_o = \left[1 + \frac{R_f}{R_1} \right] \left[\frac{V_r}{2^n} \right] \left[\sum_{i=0}^{n-1} 2^i b_i \right]$$

Q.5

$$V_o = \left[1 + \frac{7}{1} \right] \left[\frac{1}{2^4} \right] \left[1010_{(2)} = 10 \right]$$

$$\Rightarrow 8 \cdot \frac{1}{16} \cdot 10 = 5 \text{ V} \quad \text{Ans}$$

01010
1010

Q.2

$V_o = K$ [Dec. equivalent Binary data].

$$V_o = K \cdot 11011011_{(2)} = 219$$

$$V_o = K [219]$$

$$20 = K [11111111]_{(2)} = 255 \quad \text{full scale value}$$


$$20 = K [255]$$

$$K = 20/255 \text{ Ans}$$

Q.8



D_2	D_1	D_0	D_3	D_2	D_1	D_0
0	0	0	0	0	0	0
0	0	1	0	0	0	1
0	1	0	0	0	1	0
0	1	1	0	0	1	1
1	0	0	1	0	0	0
1	0	1	1	0	0	1
1	1	0	1	0	1	0
1	1	1	1	0	1	1

(b)



ADC Digital Ramp Type ADC OR

Counter Type ADC



$$t_c(\max) = (2^n - 1) \text{ clk cycle}$$


conversion time (t_c)

When 12V is applied, it will display 1100.

ex: for 4 Bit \rightarrow 15 clk cycle.

* Operation:- Theory Book

Successive Apparant type ADC



$$t_c(\max) = N \cdot \text{clk cycle}$$

It will compare every bit. when the voltage is -ve (greater than applied) op-amp control unit convert again $S \rightarrow 0$, when voltage is +ve (smaller than applied) op-amp control unit remain $S \rightarrow 1$


4 Bit \rightarrow 4 times comparison.

operation:- Theory Book.

Initially 1 msB
0
0 uB.

Flash Type ADC (OR) Simultaneously ADC (OR)



Parallel Type ADC



$$t_c(\max) = 1 \text{ clk cycle}$$

$$\text{No. of comparators} = 2^n - 1$$

Dual Slope ADC



$$T_1 = 2^N \cdot T_c$$

$$T_2 - T_1 = n \cdot T_c$$

$N \Rightarrow$ No. of Bits

$n \Rightarrow$ No. of counts

$$V_o = -\frac{1}{T} \int_0^{T_1} (V_a) dt$$

$$= - \left[\frac{V_a}{T} \right]_{T_1}^T \quad \text{--- } ①$$

$$V_o = - \left[\frac{V_a}{T} \right] T_1 + \left[-\frac{1}{T} \int_{T_1}^t (-V_r) dt \right]$$

$$= - \left[\frac{V_a}{T} \right] T_1 + \left[\frac{V_r}{T} \right] [t - T_1]$$

$$V_o = 0 \text{ at } t = T_2$$

$$0 = \left[-\frac{V_a}{T} \right] T_1 + \left[\frac{V_r}{T} \right] [T_2 - T_1]$$

$$\left[\frac{V_a}{T} \right] T_1 = \left[\frac{V_r}{T} \right] [T_2 - T_1]$$

$$V_a \cdot 2^N \cdot T_c = V_r \cdot n \cdot T_c$$

$$V_a = V_r \cdot \frac{n}{2^N}$$

$$\text{if } V_r = 2^N \quad | V_a = n$$

$$t_c(\max) = T_2$$

$$t_c(\max) = T_1 + n T_c$$

$$= 2^N T_c + n T_c$$

$$t_c(\max) = (2^N + n) T_c$$

$$t_c(\max) = (2^N + 2^N) T_c$$


$$t_c(\max) = (2^{N+1}) T_c$$

$$t_c(\max) = (2^{N+1}) T_c$$

Disadvantage :- Even when the capacitor get charged
counted ^{still} counts upto Max. value 1111


After 9th T FF bigger and arrow get connected to \bar{V}_r

ECL :- (Emitter coupled logic)



A and B are Bar
so OR operation.

MASTER SLAVE



It consists of two sections MASTER and slave connected from same clock generator But the second section is operated by NOT CLOCK

So both the section cannot be trigger simultaneously and the final off occurrence time time CLR pulse is OFF state So there is no toggle repetition and race around problem is eliminated external

NOTE :- Feedbacks are taken from the final opp only.

-End

