

1434 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 67, NO. 4, APRIL 2020

The Past, the Present, and the Future

of Ferroelectric Memories

|  |  |  |
| --- | --- | --- |
| T. Mikolajick | , Senior Member, IEEE, U. Schroeder | , and S. Slesazeck |

(Invited Paper)

***Abstract— Ferroelectric materials are characterized by two stable polarization states that can be switched from one to another by applying an electrical field. As one of the most promising effects to realize nonvolatile memories (NVMs), the application of ferroelectrics in NVMs has been studied since the 1950s. In principle, three different ways to read out the ferroelectric polarization are known: measuring the charge-related current that flows during switching of the fer-roelectric, measuring the polarization-dependent tunneling current in very thin ferroelectric layers, and measuring the threshold voltage shift of a ferroelectric field effect transis-tor caused by the polarization change of the ferroelectric integrated into the gate stack. While early attempts used bulk ferroelectric crystals, the first commercial success was reached when the concept was integrated into a MOS process. However, all materials that were known to exhibit ferroelectricity had a very complicated structure, thus mak-ing the integration troublesome and leading to a very slow scaling and limiting its application to niche markets. With the discovery of ferroelectricity in hafnium oxide in 2011, the new impetus came into the field for all three variants described above. This article will describe the history of ferroelectric memories and its current status both with respect to the commercialization of ferroelectric memories based on traditional ferroelectric materials and the ongoing research and development activities employing the more recently discovered ferroelectricity in hafnium oxide. This finally leads us to an outlook of the future challenges for ferroelectric memories.***

***Index Terms— Barium titanate, CMOS, ferroelectric field effect transistor (FeFET), ferroelectric random access memory (FeRAM), ferroelectric tunnel junction (FTJ), fer-roelectrics hafnium oxide, lead zirconium titanate (PZT), perovskites.***

I. INTRODUCTION   
**F** stable polarization states at zero electrical field that can be ERROELECTRIC materials are characterized by two

switched from one value to the other by applying an electrical

field that is larger than the coercive field *EC* [1], [2] The coercive field *EC* is the field at which the effective ferroelectric polarization is zero. A ferroelectric can be characterized by

Manuscript received November 20, 2019; revised January 3, 2020; accepted January 20, 2020. Date of publication March 11, 2020; date of current version March 24, 2020. The review of this article was arranged by Editor C. M. Compagnoni. (Corresponding author: T. Mikolajick.) T. Mikolajick is with NaMLab gGmbH, 01187 Dresden, Germany, and also with the Institute of Semiconductors and Microsystems (IHM), TU Dresden, 01062 Dresden, Germany (e-mail: thomas.mikolajick@ namlab.com).

U. Schroeder and S. Slesazeck are with NaMLab gGmbH, 01187 Dresden, Germany.

Color versions of one or more of the figures in this article are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TED.2020.2976148

the hysteresis curve of the polarization *P* or the displacement field *D* as a function of the electrical field *E*, as illustrated in Fig. 1(a). The remanent polarization typically results from the displacement of certain ions from the position that is required for charge neutrality. Therefore, ferroelectricity requires that the material will not be centrosymmetric. In inorganic ferro-electrics, e.g., those having the perovskite structure such as lead zirconium titanate (PZT) or barium titanate (BTO) or a layered perovskite structure such as strontium bismuth tantalite (SBT), one central ion can switch between two stable positions [see Fig. 1(b)]. In organic ferroelectrics such as polyvinylidene flouride (PVDF) that is typically copolymerized with tetraflu-oroethylene (TRFE) to stabilize the ferroelectric *β* phase, the polar polymer chains constitute the dipole and are assumed to rotate during switching [see Fig. 1(c)]. Finally, in fluoride structure ferroelectrics such as the ferroelectric orthorhombic phase in hafnium oxide, the oxygen ions can switch between two stable positions [see Fig. 1(d)]. When implementing a ferroelectric material as the active material into a memory cell, different readout mechanisms are possible. First, the charge during the switching or nonswitching operation can be used [2]–[4]. For these, a capacitor having the ferroelectric material as the dielectric can be biased in a certain direction. As a result, the ferroelectric will not switch if it was previously polarized in the same direction and it will switch if it was polarized in the opposite direction. In the latter case, free charge attached on both electrodes to compensate for the polarization charge will be released by opposite switching, and this extra charge will be transferred, thus leading to a higher current flow in the outer circuit. This capacitor-based readout scheme, therefore, destroys the stored information, and a write-back is necessary. This readout scheme is used in ferroelectric random access memories (FeRAMs).

Second, the ferroelectric can be implemented as part of the gate dielectric of a ferroelectric field effect transistor (FeFET) [4]. The polarization will lead to a shift of the *I*–*V* curve of the transistor that can be used to determine the state of the ferroelectric polarization in a nondestructive way. Finally, for thin ferroelectrics [5] or a double-layer structure of a ferroelectric combined with a thin tunneling layer [6], the polarization state of the ferroelectric can be directly read out as the current flowing through the capacitor. This approach is referred to as a ferroelectric tunnel junction (FTJ). Again, this is a nondestructive readout scheme. Among these three possibilities, the first option is the one that has received the most attention and can be found in low-volume products on the market [7], [8]. The second has also received

0018-9383 © 2020 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.



Authorized licensed use limited to: ASIF KHAN. Downloaded on April 07,2020 at 15:13:03 UTC from IEEE Xplore. Restrictions apply.

MIKOLAJICK et al.: THE PAST, THE PRESENT, AND THE FUTURE OF FERROELECTRIC MEMORIES 1435



|  |  |  |
| --- | --- | --- |
|  |  | |
|  |  |
|  |  |
|  | |












Fig. 1. Ferroelectric hysteresis and typical ferroelectric crystals. (a) Typical hysteresis curve of a ferroelectric material showing the most important properties remanent polarization and coercive field. (b) Sketch of a PZT crystal showing the two stable positions of a central Zr4+or Ti4+ion. (c) Sketch of a PVDF polymer chain with the two orientations that can generate the ferroelectric polarization. (d) Sketch of an orthorhombic hafnium oxide crystal indicating the switching of O2-oxygen ions in the crystal.

considerable attention, but recently, the unavoidable depolar-ization field in the FET gate stack [9] together with the low coercive field of classical ferroelectrics has hindered the commercial success of such devices. Finally, reading out the tunneling current in very thin ferroelectrics is a rather new approach that is still in the basic research phase. In the follow-ing, we will explore the history and status of all three variants.

II. CAPACITOR-BASED FERROELECTRIC MEMORIES

Looking at the hysteresis curve of Fig. 1, it becomes clear that ferroelectric materials, with their field-driven switch-ing mechanism and two stable polarization states, will be very well-suited for nonvolatile memories (NVMs). The first attempts to realize a memory element based on a ferroelectric material therefore date back to the 1950s. The first proposal of nonvolatile ferroelectric memory goes back to Buck [10], who reported a ferroelectric memory concept in his master’s thesis. This inspired some other researchers to explore these possi-bilities [11]–[13]. The main concept is schematically depicted in Fig. 2(a). A BTO crystal was used, and electrodes were evaporated on both sides of the crystal leading to a cross-point arrangement of memory cells that are formed at each position, where two of the electrodes cross each other with the ferro-electric in-between. However, the nonideality of the hysteresis together with the low quality of the ferroelectric materials made it impossible to avoid disturbs in the cross-point array [7]. In the 1980s, the vision of a ferroelectric memory was revived. At that time, MOS technology was available, thus making it possible to add a select transistor to avoid disturbs

and minimize the parasitic bitline capacitance in the read path. Moreover, advanced deposition techniques made material optimization feasible [14], [15]. The idea was to integrate a ferroelectric capacitor into the back end of the line of a MOS process and connect one electrode to a select transistor and the other one to the plate line. The simple version of this uses no special contact constructions and is known as the offset cell [see Fig. 2(c)]. In later versions, the bottom electrode of the capacitor was directly connected to the transistor leading to a stacked cell [16] as depicted in Fig. 2(d). Fig. 2(d) shows the so-called capacitor under bitline (CUB) approach. To save space, the capacitor over bitline (COB) approach that has replaced the CUB approach in dynamic random access memory (DRAM) can be implemented [17], [18]. This devel-opment inspired the dreams of replacing DRAM by ferroelec-tric memories [19], [20] or the development of a complete new class of memories that could replace both parts of the required random access memory and parts of the NVM [21]. However, although some important and exciting technolo-gies have been developed (a nice overview can be found in [22]) and an impressive 130-nm technology reached the market [23], [24], the technology is far behind mainstream standalone memory technologies with respect to feature size and cost. With respect to reliability, however, excellent results were obtained in a 2T/2C configuration, as illustrated in Fig. 3 [25]. With a robust signal margin as the basis [Fig. 3(a)], the technology can deliver a high (essentially unlimited) cycling endurance [Fig. 3(b)] and very good reten-tion with and without precycling (Fig. 3). These kinds of

Authorized licensed use limited to: ASIF KHAN. Downloaded on April 07,2020 at 15:13:03 UTC from IEEE Xplore. Restrictions apply.

1436 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 67, NO. 4, APRIL 2020






Fig. 2. Variants of capacitor-based memory cells. (a) Schematic of a small array section using cross-point cells based on BaTiO3 crystals. This

approach was explored in the 1950s. (b) Schematic of a small array section using a cross-point cell with ferroelectric polymers stacked on top

of a CMOS base chip. This approach was explored in the late 1990s and the early 2000s. (c) Cross section of an offset cell using PZT or SBT

ferroelectrics. This cell was the first to reach production in the 1990s. (d) Cross section of a stacked cell using PZT. This is the most advanced version









commercially available today.

examples can illustrate that using ferroelectrics can result in reliable products. Both embedded and standalone memories are available combining RAM functionality with nonvolatility. However, the large technology feature sizes limit their appli-cations to where these features are a necessary requirement. Typical applications are tasks such as data logging. For details to establish the FeRAM technology, the readers are referred to [25]–[27]. Another interesting cell variant is the chain FeRAM cell concept [22], where the select transistor and capacitor are connected in parallel and these elements are then connected in series to form a chain. Such an approach can reduce the plate-line and bitline capacitances and offers new possibilities for scaling [28]. Although an impressive 128-Mb demonstration was shown [29], this concept could not overcome the basic limitations of the integration challenges of the PZT ferroelectric used in that device. Perovskites such as the one illustrated in Fig. 1(b) and even more layered perovskites such as SBT have a rather complicated crystal structure with the oxygen being weakly bound. This causes severe integration challenges both for SBT [30] and PZT [31] on the one side from bringing the ferroelectric into the correct crystal phase and on the other side with respect to the negative influence of the annealing in reducing environments like hydrogen [32]. While these issues slowed down the development, they could still be solved. However, the charge-based sensing would require a 3-D capacitor below 100-nm ground rules [18], [22]. This problem could not be solved

in a satisfying way due to the difficulty of controlling the orientation of the PZT film on the sidewalls of the 3-D structure in small dimensions [33]. Therefore, toward the end of the first decade of the new millennium, the technology was assumed to be interesting only for niche applications.

In the late 1990s and the early 2000s, the idea of the cross-point memory was revived by a startup company from Sweden called Thin Film Electronics that was backed by INTEL at that time [34], [35]. What had changed that a ferroelectric memory based on a cross-point array seemed to be an option after it had failed back in the 1950s? First, one needs to consider that in the late 1990s and the early 2000s, NAND Flash was bringing semiconductor memories into the arena of nonvolatile mass storage rather than only address-ing random access memories. This means that the targeted memory had a much lower endurance specification as well as a page architecture that would reduce the number of disturb cycles. Second, the ferroelectric material used was a polymer ferroelectric. Although the company never fully disclosed the material, it seems that the properties of the material were close to those of PVDF:TRFE [36]–[38]. As can be seen from Table I, the coercive field of this material is much higher than that of traditional inorganic ferroelectrics such as PZT and SBT. This feature and the switching dynamics allowed to precisely tune the voltage to a value that can reduce disturbs as much as possible [36]–[38]. As a result, a memory where the drivers and other periphery circuits

Authorized licensed use limited to: ASIF KHAN. Downloaded on April 07,2020 at 15:13:03 UTC from IEEE Xplore. Restrictions apply.



MIKOLAJICK et al.: THE PAST, THE PRESENT, AND THE FUTURE OF FERROELECTRIC MEMORIES 1437







Fig. 3. Reliability data of PZT-based ferroelectric 2T-2C memory integrated into a 180-nm process reproduced from [25]. (a) Bit distribution for a

448-kb array taken at 1.65 V showing the sense margin. (b) Endurance cycling at 2 V for both room temperature (average of 100 packaged units)

and 125◦C (average of 54 units). (c) Remaining window as a function of 125◦C (average of 84 packaged units) and 175◦C (average of 249 units)

cumulative bake time. Inset: a compact version of the retention test flow. (d) Average signal margin as a function of same state (SS) bake time


at 175◦C for 249 non cycled units and 309 cycled units (cycled up to 4.5 × 108cycles).


TABLE I   
REMANENT POLARIZATION AND COERCIVE FIELD OF FERROELECTRIC THIN FILMS





|  |  |  |
| --- | --- | --- |
|  |  |  |





would be placed on a silicon chip and several layers of cross-point ferroelectric matrices would be stacked on top [see Fig. 2(b)], seemed to be very attractive. However, as with any capacitor-based ferroelectric memory, the scaling of the cell is limited. Taking the somewhat smaller polarization of ferroelectric polymers on the one hand and the possibility of implementing a more precise sensing in a storage device that would need sensing speeds in the microseconds and not in the nanoseconds range, a minimum feature size of 90 nm seemed to be feasible [39]. The stacking of several layers will increase the economic benefit up to a number of about 6–12 layers.

Above that limit, the cost per bit will increase again [39], [40]. As a result, the technology was outpaced by the rapid NAND Flash development according to Hwang’s law that described the very rapid areal density increase of NAND Flash in the early 2000s [41], and finally, it was discontinued. However, the concept of a polymer ferroelectric memory is still very interesting for memories within flexible electronic devices [42], but it will not be able to challenge mainstream semiconductor memories.

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Therefore, capacitor-based | memories | seemed | to | have |

reached their limitations. This was changed by the discovery of ferroelectricity in hafnium oxide [43]. Since hafnium oxide is a well-established material in the semiconductor industry that is used as a high-*k* material in CMOS processes since 2007 [44], this discovery promises to overcome the basic issues. Indeed, the sensitivity to hydrogen is not a severe issue [45] and depo-sition into 3-D structures results in almost the full expected gain in signal [46]. However, the large coercive field as indicated in Table I leads to a high electrical field stress during endurance cycling, and therefore, improving this aspect has become a major research topic [47], [48]. Continuous progress has been made in the past years, and the details are beyond the scope of this article. However, here, we would like to mention an alternative approach to master this issue. It is well-established that the field-cycling endurance of antiferroelec-tric materials is much higher compared to their ferroelectric

Authorized licensed use limited to: ASIF KHAN. Downloaded on April 07,2020 at 15:13:03 UTC from IEEE Xplore. Restrictions apply.

1438 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 67, NO. 4, APRIL 2020






Fig. 4. FeFETs based on SBT and silicon-doped HfO2. (a) Schematic cross section and TEM image of the gate stack of an SBT-based FeFET

using HfAlO as the buffer layer. (b) I–V curves for the device shown in (a). (c) Room temperature retention measurement of the devices shown in (a).

(d) Schematic cross sections and TEM cross section of a FeFET using silicon-doped HfO2 integrated into GlobalFoundries’ 22-nm fully depleted

silicon on insulator (FDSOI) technology. (e) I–V curves of the device shown in the (f) retention measurement of 64-kbit array built form the device

shown in (d) performed at 250◦C. Figures (a)–(c) are taken from [106]. Figures (d)–(f) are taken from [71].

counterparts [49]. For certain compositions in doped hafnium III. FEFETS

oxide or zirconium oxide, the antiferroelectric behavior can be When the ferroelectric is integrated into the gate

reproducibly achieved [43], [50], [51]. In the concept of the antiferroelectric RAM (AFeRAM) [52], [53], a built-in bias field is used to shift the hysteresis, so that at 0-V applied bias, a nonvolatile state will exist that is absent in an antiferroelec-tric [54]. The voltage required to switch between the two states is reduced, and the switching is between one polarized state and one nonpolarized state, thus leading to lower switching voltage and better endurance [55]. This AFeRAM approach is still in its infancy, but it illustrates that there are plenty of ideas on the table to solve the remaining issues of making the new class of hafnium oxide-based ferroelectric materials ready to finally realize the dream of a nonvolatile version of

|  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| stack | of | a | field | effect | transistor | to | realize | a | FeFET |

[see Fig. 4(a) and (d)], in principle, two basic limitations of the capacitor-based solution can be overcome. First, the read becomes nondestructive, and second, the device does not require a 3-D integration since the FET is sensitive to the charge per area that is maintained during scaling. The idea of building such a device dates back to the year 1957 [56], and a first realization was shown a few years after that [57]. As a result, the idea seems to be very intriguing, and consequently, many research activities were focused on the topic. A very good overview can be found in [58]. The work focused on three main challenges for about four

a DRAM. decades:

Authorized licensed use limited to: ASIF KHAN. Downloaded on April 07,2020 at 15:13:03 UTC from IEEE Xplore. Restrictions apply.

MIKOLAJICK et al.: THE PAST, THE PRESENT, AND THE FUTURE OF FERROELECTRIC MEMORIES 1439



1) creating a clean interface to the semiconductor in the metal–ferroelectric–semiconductor (MFS) structure; 2) avoiding a large depolarization field to realize ten years of data retention since the large permittivity (several 100 s for perovskite ferroelectrics) in series with the depletion layer (and a possible interface layer see below) of the semiconductor is unfavorable;   
3) realizing a high (practically unlimited) endurance in a one-transistor-based memory array.

The last issue number three can be treated very generally here. For a long time, it was the sole goal of semiconductor memories to realize the random access memory application; unlimited endurance was required. With the establishment of Flash memories as NVMs with much lower write endurance requirements in the range of 105, this boundary condition—as in Flash memory—seems to be achievable although little experimental data are available here due to the dominating

to get a good effect, the ferroelectric capacitor needs to be made much smaller than the FET gate capacitor, and therefore, the cell size will be limited by the lithographic capability of forming the second electrode [66]. Moreover, the charging of the internal floating node will pose an unknown problem for the endurance of such a device. It seemed that all the research was not showing a lot of progress. But in 2004, finally, the first FeFET with ten years of nonvolatile retention was shown by Sakai and Ilangovan [67] by using a HfAlO buffer layer together with an optimized and rather thick SBT film. [see Fig. 4(a)–(c)]. Although being a major achievement, again the device was trapped in a scalability dilemma. To scale down the channel length, the thickness of the ferroelectric would also have to be scaled down. However, the memory window of the FeFET is dictated by the coercive voltage of the ferroelectric that, in turn, is proportional to the thickness of the ferroelectric [68]. Therefore, besides better CMOS



issue number two. compatibility, a higher coercive field is highly desirable for

Many different material options have been tried out. While issue one can be overcome by adding an interface layer between the semiconductor channel [59] and the ferroelectric or even splitting up the complete capacitor stack into a MOS capacitor and an MFS capacitor connected in series [60], this exacerbates issue two. Considerable work was then focused on using different materials for the interface oxide. Therefore, this issue was the dominant research topic for many years, and it seemed almost unsolvable in the early 2000s [9]. From the analysis in [9], we can learn that two aspects will help. First, the dielectric constant of the ferroelectric needs to be as low as possible and the dielectric constant of the interface layer should be high to achieve a favorable voltage divider. Second, a high coercive field helps to stabilize the stored state. Several alternative material options for the ferroelectric have been tried over the years. Barium magnesium fluoride (BaMgF4*)* and bismuth titanate (Bi4Ti3O12*)* [61] were used to overcome the issue number one in a time where GaAs-based devices were considered a very interesting option for the future and GaAs was also considered as possible semiconductor platform to realize memories. Polymer ferroelectrics have a very low permittivity on the order of 2, and a rather high coercive field (see Table I) seems to be very well suited to tackle both issues one and two. Promising devices have been fabricated only ten years ago [62] since it took quite a while to optimize the material properties (see the chapter on capacitor-based memories). However, integrating a polymer into the gate stack of FeFET is not possible due to the limited thermal budget; the material can withstand after deposition. Therefore, this is again a path available to organic electronics only. The attempt of utilizing rare Earth-based ferroelectrics such as CeMnO3 with permittivity values below ten was proposed by Cova Inc., Miami, FL, USA, in the early 2000 s [63] and never produced notable results. Therefore, the attention went back to the clas-sical materials such as PZT and SBT. For the interface oxide, CeO2 [64] was a very popular option, but many other materials with higher *k* values were tried as well. Another possibility to reduce the depolarization field is to decouple the area of the ferroelectric capacitor from that of the gate capacitor in the FET by adding an additional metal electrode [65]. However,

the ferroelectric material used in a FeFET. Since ferroelectric HfO2 has both properties already, some of the articles dealt with FeFETs [69], [70] immediately showed data that could outperform earlier FeFETs based on traditional ferroelectrics and at the same time using a scaled-down gate stack. This led to a very strong interest both from academia and industry. In 2016, first data on a fully integrated test array showing both ferroelectric and standard devices using GlobalFoundries’28-nm FeFET process could be shown [71], and one year later, the technology was also demonstrated using GlobalFoundries’22-nm FDSOI technology [71], [72] [Fig. 4(d)–(f)].

However, the large coercive field is not strictly beneficial. As in the case of capacitor-based devices, it leads to rather high rewriting voltages of 3–4 V and imposes high stress to the ferroelectric during cycling. Moreover, the inherent dielectric layer at the interface to the silicon channel is subject to very strong field stress during the write operation [73]. This, in turn, leads to strong charge trapping that will eventually degrade the interface oxide and limit the cycling endurance [74], [75]. However, a typical NVM endurance of about 105write cycles is shown at the array level [71], [76]. In addition, the cycling behavior of the memory cell can be further improved by tuning the electrostatics with slightly thicker ferroelectrics [77] or use self-heating to periodically heal the cycling damage [78]. When FeFET devices scaled down to a few 10-nm both in channel length and channel width direction become available, new phenomena can be explored as well. While larger devices show a gradual switching and can be operated in a subloop condition to either allow a very high cycling endurance [79] or adjust a large number of polarization values that can be used for analog storage like in neuromorphic computing [80], scaled-down devices show a limited number of threshold voltage (*VT )* levels that can be related to switching of individual domains [81]. This new feature can not only be used to study such effects in nanoscale ferroelectrics but also enable new applications like realizing a random number generator [82] or even greatly simplify the construction of artificial CMOS compatible neurons [83]. The ability to directly integrate memory cells very close to standard transistors [84] and the reprogramming the memory

Authorized licensed use limited to: ASIF KHAN. Downloaded on April 07,2020 at 15:13:03 UTC from IEEE Xplore. Restrictions apply.



1440 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 67, NO. 4, APRIL 2020



|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
|  |  |  |  |  |  |  |  |








Fig. 5. Classical FTJ using very thin ferroelectric. (a) and (b) Schematic of the tunnel junction in both polarization directions. (c) and (d) Schematic of the conduction band for both polarization directions. The asymmetry of the screening length x on both electrodes leading to a different effective tunneling barrier height *Φ* can be seen from (c) and (d).

cell at reasonably low voltages together with the unique





|  |  |  |
| --- | --- | --- |
|  |  |  |

features of scaled ferroelectric FETs allow for applications 

that go beyond memories such as logic-in-memory [85] or relaxation oscillators [86]. Moreover, the ferroelectricity in the gate stack of a FeFET can also be exploited in a totally different way. If the region between the two stable polarization states can be stabilized, a negative differential capacitance region could be achieved that allows voltage amplification [87] and reduces the subthreshold swing and can increase the drive current [88]. This interesting application is beyond the scope of this article. Returning to memories, it has been shown that HfO2-based FeFETs can be integrated into a silicon–ferroelectric–silicon (SFS)-based 3-D NAND architec-ture [89], [90], which provides another interesting path toward a storage class memory. Note that two interface layers to doped Si electrodes enhance the required switching voltages, which, in turn, reduces the lifetime of the devices.

IV. FTJS

The third variant of reading out the polarization of a ferroelectric is an FTJ. The basic idea is quite old and was proposed by Esaki *et al.* [91] in 1971. However, its realiza-tion required the ability to fabricate very thin high-quality ferroelectrics, which was not possible for many years. The concept started to materialize in the first decade of the new millennium [5], and received even more interest in the next decade [92], [93]. Therefore, the concept is by far less advanced compared to FeRAM and FeFET, and all available demonstrations are still using very simple test structures mak-ing performance predictions difficult at this point.

Fig. 5 illustrates the dominant mechanism in an FTJ using very thin ferroelectric layers to allow direct tunneling [94]. Different screening lengths in the two metal electrodes give rise to a tunneling barrier that is dependent on the polarization direction. Also, the piezo effect can play a role since it will modulate the tunneling distance [5] but is often neglected if small read voltages are used [94]. These and other basic studies show impressive results. However, they had in common that they were conducted on epitaxial ferroelectrics grown on lattice-matched substrates. This is not a useful integration path for memories integrated with CMOS. However, when very thin polycrystalline layers are used, the conduction via grain boundaries will cause an unwanted current component that will

Fig. 6. Two-layer FTJ using a very thin tunneling barrier together with a ferroelectric. (a) and (b) Schematic of the tunnel junction in both polarization directions. (c) and (d) Schematic of the conduction band for both polarization directions. (e) TEM cross section of a double-layer tunnel junction stack [98]. (f) I–V curve of the stack of (e) using 12-nm HZO as the ferroelectric and 2-nm Al2O3 as the tunneling barrier [98].

significantly reduce the memory window. Moreover, it is very hard to achieve stable ferroelectricity in polycrystalline layers of only 2–3 nm of thickness even if ferroelectric hafnium oxide is used [95]. The double-layer tunnel junction illustrated in Fig. 6 can be a useful alternative. Here, the ferroelectric is combined with a very thin tunneling layer such as SiO2 [96] or Al2O3 [6].

The thicknesses of both layers need to be carefully adjusted to get an optimum memory window [97]. In such a double-layer tunneling junction, the tunneling current is switched between the direct tunneling through the tunneling barrier [Fig. 6(d)] and the modified Fowler–Nordheim tun-neling through both the tunneling barrier and parts of the ferroelectric [Fig. 6(c)]. This stack also has some shortcom-ings. First, the depolarization field is similar to a FeFET, and therefore, retention needs careful consideration of the stack composition and internal bias fields [98]. Second, the current density will be rather low. The latter problem can be overcome by using a 2T-1 FTJ cell proposed in [99] but at the price of a higher complexity and the necessity of connecting every FTJ directly to the CMOS circuit. However, for neuromorphic applications, small currents may even be beneficial to allow for massive parallel operation [100]. Therefore, FTJs could be a very good fit for fabricating reliable synapses for neuromor-phic systems.

V. CONCLUSION

Ferroelectricity is a very interesting material property to realize NVMs. However, the complexity of the materials and their integration into CMOS has hindered rapid development and has kept ferroelectric memories from challenging classi-cal charge-based memories. The discovery of ferroelectricity in hafnium oxide has solved this issue to a large extent. However, this new class of materials holds challenges of its own. In particular, the large coercive field has positive and

Authorized licensed use limited to: ASIF KHAN. Downloaded on April 07,2020 at 15:13:03 UTC from IEEE Xplore. Restrictions apply.

MIKOLAJICK et al.: THE PAST, THE PRESENT, AND THE FUTURE OF FERROELECTRIC MEMORIES 1441



negative aspects. In capacitor-based FeRAM, the high coercive field limits the endurance and requires higher operating volt-ages. A material breakthrough is still required here. Possibly, the concept of the AFeRAM could be a viable alternative, but more work is required.

The material seems to be an ideal fit for FeFETs since HfO2 is a well-established gate dielectric in the modern CMOS, and

of research both in the academic and industrial world could lead to ferroelectric memories being a dominant mainstream technology in 5–10 years. In summary, ferroelectric hafnium oxide has brought ferroelectric memories back from a niche to a very interesting alternative technology with many possible application extensions such as in-memory computing and neuromorphic computing.

here, the large coercive field is a big plus. Both embedded

NVM and possibly a NAND type of vertical memory can be imagined. Again, work is required to make highly reproducible devices with a small footprint. Recently, FTJs were a basic research vehicle based on epitaxial layers. The two-layer FTJ using doped hafnium oxide could be a possible path for synapses in neuromorphic computing systems.

Comparing ferroelectric memories with competing emerg-ing memory concepts such as magnetoresistive memories (MRAM), phase-change memories (PCM), or resistive switch-ing memories based on ion migration (resistive random access memory, RRAM), they are currently behind because of the low level of industry and research activities in the last 15 years. However, they show a number of unique advantages compared to each of the competing technologies. The fact that the writing process is field-driven that gives them the lowest write energy of all NVM mechanisms. This is an advantage compared to all other concepts. Compared to MRAM, the ferroelectric effect persists even at very small structures down to a few unit cells while magnetism always requires many spins to act collectively and radical new innovations with every scaling step. Once ferroelectric memories would get enough traction in the mainstream arena, they could be implemented in new scaled technologies with fewer new specific innovations taking advantage of the full-scaling benefit. This is, in particular, a big plus for the implementation in FeFET and FTJ, where aggressively scaled structures are essential. In comparison to PCM, again, the low write energy in both transitions is a big plus while PCM requires the melting of the material in the reset process that always results in high currents. In con-trast to RRAM based on either ion vacancy migration (also called valence change memories, VCM) or cation migration [also called electrochemical metallization cell or conductive bridging RAM (CBRAM)], the switching mechanism is well-defined and does not require the formation of a filament leading to much more predictable switching behavior. Finally, the aspect of being able to use the same basic switching mechanism for a capacitor-based cell, a transistor-based cell, and a resistive switching cell is unique and can lead to synergies.

On the downside, the critical issues of cycling stability and imprint as well as statistical variations of the ferroelec-tric properties on sub-50-nm length scales still need further improvement to make reliable products. The stability issue will be relevant for all three concepts and most important to capacitor-based FeRAM, where a very high-cycling endurance is essential. The statistical variations of the ferroelectric properties are in particular important for FeFET and FTJ, where very small structures are required, while capacitor-based FeRAM needs a larger area due to the sensing requirements anyhow. The currently observed strong rise in a critical mass

REFERENCES

[1] T. Mitsui, “Ferroelectrics and antiferroelectrics,” in *Springer Hand-book of Condensed Matter and Materials Data*, W. Martienssen

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| and | H. Warlimont, Eds. Berlin, | Germany: | Springer, | vol. 2005, |

pp. 903–938.

[2] J. F. Scott, *Ferroelectric Memories*. Berlin, Germany: Springer, 2000. [3] T. Mikolajick, “Ferroelectric nonvolatile memories,” in *Reference Mod-* *ule in Materials Science and Materials Engineering*. Amsterdam, The Netherlands: Elsevier, 2016, doi: [10.1016/B978-0-12-803581-](http://dx.doi.org/10.1016/B978-0-12-803581-8.01753-7) [8.01753-7](http://dx.doi.org/10.1016/B978-0-12-803581-8.01753-7).

[4] T. Mikolajick, S. Slesazeck, M. H. Park, and U. Schroeder, “Ferroelec-tric hafnium oxide for ferroelectric random-access memories and ferro-electric field-effect transistors,” *MRS Bull.*, vol. 43, no. 5, pp. 340–346, May 2018, doi: [10.1557/mrs.2018.92](http://dx.doi.org/10.1557/mrs.2018.92).

[5] E. Y. Tsymbal and H. Kohlstedt, “Tunneling across a ferroelectric,”*Science*, vol. 313, no. 5784, pp. 181–183, Jul. 2006, doi: [10.1126/ science.1126230](http://dx.doi.org/10.1126/science.1126230).

[6] B. Max, M. Hoffmann, S. Slesazeck, and T. Mikolajick, “Ferroelec-tric tunnel junctions based on ferroelectric-dielectric Hf0*.*5Zr0*.*5.O2/ A12O3 capacitor stacks,” in *Proc. 48th Eur. Solid-State Device Res.*

*Conf. (ESSDERC)*, Sep. 2018, pp. 142–145, doi: [10.1109/ESSDERC. 2018.8486882](http://dx.doi.org/10.1109/ESSDERC.2018.8486882).

[7] D. Bondurant, “Ferroelectronic ram memory family for critical data storage,” *Ferroelectrics*, vol. 112, no. 1, pp. 273–282, Dec. 1990, doi: [10.1080/00150199008008233](http://dx.doi.org/10.1080/00150199008008233).

[8] H. P. McAdams *et al.*, “A 64-mb embedded FRAM utilizing a 130-nm 5LM Cu/FSG logic process,” *IEEE J. Solid-State Cir-cuits*, vol. 39, no. 4, pp. 667–677, Apr. 2004, doi: [10.1109/JSSC. 2004.825241](http://dx.doi.org/10.1109/JSSC.2004.825241).

[9] T. P. Ma and J.-P. Han, “Why is nonvolatile ferroelectric memory field-effect transistor still elusive?” *IEEE Electron Device Lett.*, vol. 23, no. 7, pp. 386–388, Jul. 2002, doi: [10.1109/LED.2002.1015207](http://dx.doi.org/10.1109/LED.2002.1015207).

[10] D. A. Buck, “Ferroelectrics for digital information storage and switch-ing,” MIT Digit. Comput. Lab., Cambridge, MA, USA, Tech. Rep. 555, 1952.

[11] J. R. Anderson, “Ferroelectric materials as storage elements for digital computers and switching systems,” *Trans. Amer. Inst. Elect. Eng., I, Commun. Electron.*, vol. 71, no. 6, pp. 395–401, 1953, doi: [10.1109/ TCE.1953.6371953](http://dx.doi.org/10.1109/TCE.1953.6371953).

[12] J. Merz and J. Anderson, “Ferroelectric storage devices,” *Bell Lab Rec.*, vol. 33, pp. 335–342, Sep. 1955.

[13] D. S. Campbell, “Barium titanate and its use as a memory store,”*J. Brit. Inst. Radio Eng.*, vol. 17, no. 7, p. 385, Jul. 1957, doi: [10.1049/ jbire.1957.0039](http://dx.doi.org/10.1049/jbire.1957.0039).

[14] F. P. Gnadinger, “High speed nonvolatile memories employing fer-roelectric technology,” in *Proc. VLSI Comput. Peripherals*, 1989, pp. 1-20–1-23.

[15] D. W. Bondurant and F. P. Gnadinger, “Ferroelectrics for nonvolatile RAMs,” *IEEE Spectr.*, vol. 26, no. 7, pp. 30–33, Jul. 1989, doi: [10.1109/6.29346](http://dx.doi.org/10.1109/6.29346).

[16] S. Onishi, “A half-micron ferroelectric memory cell technology with stacked capacitor structure,” in *IEDM Tech. Dig.*, 1994, pp. 843–846, doi: [10.1109/IEDM.1994.383281](http://dx.doi.org/10.1109/IEDM.1994.383281).

[17] H. H. Kim *et al.*, “Novel integration technologies for highly manu-facturable 32 Mb FRAM,” in *VLSI Technol. Dig. Tech. Papers*, 2002, pp. 210–211, doi: [10.1109/VLSIT.2002.1015456](http://dx.doi.org/10.1109/VLSIT.2002.1015456).

[18] K. Kim, “Technology perspective for 1T/1C fram,” *Integr. Ferro-electr.*, vol. 25, nos. 1–4, pp. 149–167, Aug. 2006, doi: [10.1080/ 10584589908210168](http://dx.doi.org/10.1080/10584589908210168).

[19] Y. Tarui, “Future DRAM development and prospects for ferroelectric memories,” in *IEDM Tech. Dig.*, 1994, pp. 7–16, doi: [10.1109/IEDM. 1994.383474](http://dx.doi.org/10.1109/IEDM.1994.383474).

[20] T. Mikolajick *et al.*, “FeRAM technology for high density applications,”*Microelectron. Rel.*, vol. 41, pp. 947–950, Jul. 2001, doi: [10.1016/ S0026-2714(01)00049-X](http://dx.doi.org/10.1016/S0026-2714(01)00049-X).

Authorized licensed use limited to: ASIF KHAN. Downloaded on April 07,2020 at 15:13:03 UTC from IEEE Xplore. Restrictions apply.

1442 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 67, NO. 4, APRIL 2020



[21] K. Kim and D. J. Jung, “A vision of fram as a fusion memory,” *Integr.*

*Ferroelectr.*, vol. 96, no. 1, pp. 100–111, Sep. 2010, doi: [10.1080/ 10584580802101125](http://dx.doi.org/10.1080/10584580802101125).

[22] D. Takashima, “Overview of FeRAMs: Trends and perspectives,” in *Proc. 11th Annu. Non-Volatile Memory Technol. Symp.*, Nov. 2011, pp. 1–6, doi: [10.1109/NVMTS.2011.6137107](http://dx.doi.org/10.1109/NVMTS.2011.6137107).

[23] K. R. Udayakumar *et al.*, “Manufacturable high-density 8 Mbit one transistor–one capacitor embedded ferroelectric random access mem-ory,” *Jpn. J. Appl. Phys.*, vol. 47, no. 4, pp. 2710–2713, Apr. 2008, doi: [10.1143/JJAP.47.2710](http://dx.doi.org/10.1143/JJAP.47.2710).

[24] S. R. Summerfelt *et al.*, “High-density 8Mb 1T-1C ferroelectric random access memory embedded within a low-power 130 nm logic process,”in *Proc. 16th IEEE Int. Symp. Appl. Ferroelectr.*, May 2007, pp. 9–10, doi: [10.1109/ISAF.2007.4393151](http://dx.doi.org/10.1109/ISAF.2007.4393151).

[25] K. R. Udayakumar *et al.*, “Low-power ferroelectric random access memory embedded in 180 nm analog friendly CMOS technology,” in *Proc. 5th IEEE Int. Memory Workshop*, May 2013, pp. 128–131, doi: [10.1109/IMW.2013.6582115](http://dx.doi.org/10.1109/IMW.2013.6582115).

[26] T. Eshita *et al.*, “Development of ferroelectric RAM (FRAM) for mass production,” in *Proc. Joint IEEE Int. Symp. Appl. Ferroelectr., Int.*

*Workshop Acoustic Transduction Mater. Devices Workshop Piezore-sponse Force Microsc.*, Aug. 2014, pp. 1–3, doi: [10.1109/ISAF.2014. 6922970](http://dx.doi.org/10.1109/ISAF.2014.6922970).

[27] Y. Horii *et al.*, “4 Mbit embedded FRAM for high performance system on chip (SoC) with large switching charge, reliable retention and high imprint resistance,” in *IEDM Tech. Dig.*, 2002, pp. 539–542, doi: [10.1109/IEDM.2002.1175898](http://dx.doi.org/10.1109/IEDM.2002.1175898).

[28] N. Nagel *et al.*, “New highly scalable 3 dimensional chain FeRAM cell with vertical capacitor,” in *Proc. Symp. VLSI Technol.*, 2004, pp. 146–147, doi: [10.1109/VLSIT.2004.1345444](http://dx.doi.org/10.1109/VLSIT.2004.1345444).

[29] S. Yoshiro *et al.*, “High-density and high-speed 128 Mb chain FeRAM with SDRAM-compatible DDR2 interface,” in *Proc. Symp. VLSI Tech-nol.*, pp. 218–219, 2009.

[30] C.-U. Pinnow and T. Mikolajick, “Material aspects in emerging non-volatile memories,” *J. Electrochem. Soc.*, vol. 151, no. 6, p. K13, 2004, doi: [10.1149/1.1740785](http://dx.doi.org/10.1149/1.1740785).

[31] T. Sakoda *et*  *al.*, “Hydrogen-robust submicron IrO*x*/Pb(Zr, Ti)O3/Ir capacitors for embedded ferroelectric memory,” *Jpn.*

*J.*  *Appl.*  *Phys.*, vol. 40, no. 4, pp. 2911–2916, Apr. 2001, doi: [10.1143/JJAP.40.2911](http://dx.doi.org/10.1143/JJAP.40.2911).

*al.*, “Integration of H2 barriers for ferroelec-[32] W. Hartner *et*   
 tric memories based on SrBi2Ta2O9 (SBT),” *Integr.*  *Ferro-* *electr.*, vol. 31, nos. 1–4, pp. 273–284, Sep. 2006, doi: [10.1080/](http://dx.doi.org/10.1080/10584580008215660)  [10584580008215660](http://dx.doi.org/10.1080/10584580008215660).

[33] J.-M. Koo *et al.*, “Fabrication of 3D trench PZT capacitors for 256 Mbit FRAM device application,” in *IEDM Tech. Dig.*, 2005, pp. 340–343, doi: [10.1109/IEDM.2005.1609345](http://dx.doi.org/10.1109/IEDM.2005.1609345).

[34] G. Marsh, “Memories are made of this,” *Mater. Today*, vol. 4, no. 5, pp. 34–37, 2001, doi: [10.1016/S1369-7021(11)70286-3](http://dx.doi.org/10.1016/S1369-7021(11)70286-3).

[35] *Intel to Back Thin-Film and FRAM Technologies in Future*. Accessed: Mar. 2, 2020. [Online]. Available: https://www.edn.com/electronics- news/4102973/Intel-to-back-thin-film-and-FRAM-technologies-in- future-item-1   
[36] T. Furukawa and G. E. Johnson, “Measurements of ferroelectric switching characteristics in polyvinylidene fluoride,” *Appl. Phys.*

*Lett.*, vol. 38, no. 12, pp. 1027–1029, Jun. 1981, doi: [10.1063/ 1.92232](http://dx.doi.org/10.1063/1.92232).

[37] D. Zhao, I. Katsouras, K. Asadi, P. W. M. Blom, and D. M. de Leeuw,“Switching dynamics in ferroelectric P (VDF-TrFE) thin films,” *Phys.*

*Rev. B*, vol. 92, no. 21, Dec. 2015, Art. no. 214115, doi: [10.1103/ PhysRevB.92.214115](http://dx.doi.org/10.1103/PhysRevB.92.214115).

[38] W. J. Hu *et al.*, “Universal ferroelectric switching dynamics of vinyli-dene fluoride-trifluoroethylene copolymer films,” *Sci. Rep.*, vol. 4, no. 1, p. 4772, Apr. 2014, doi: [10.1038/srep04772](http://dx.doi.org/10.1038/srep04772).

[39] T. Mikolajick, “Analysis of polymer ferroelectric memories,” to be published.

[40] N. Ramaswamy, A. Calderoni, S. Sills and C. H., “3D ReRAM: Crosspoint memory,” in *Proc. IEDM Short Course 2–Memories Future, Devices, Technol., Archit.*, Dec. 2017, pp. 37–71.

[41] C.-G. Hwang, “Semiconductor memories for IT era,” in *Proc. IEEE Int.*

*Solid-State Circuits Conf.*, vol. 1, Feb. 2002, pp. 24–27, doi: [10.1109/ ISSCC.2002.992921](http://dx.doi.org/10.1109/ISSCC.2002.992921).

[42] C. Karlsson and P. Fischer, “Thinfilm printed ferro-electric memories and integrated products,” in *Proc. Design, Automat. Test Eur. Conf. Exhib. (DATE)*, 2014, p. 1, doi: [10.7873/DATE.2014.283](http://dx.doi.org/10.7873/DATE.2014.283).

[43] T. S. Böscke, J. Müller, D. Bräuhaus, U. Schröder, and U. Böttger,“Ferroelectricity in hafnium oxide thin films,” *Appl. Phys. Lett.*, vol. 99, no. 10, Sep. 2011, Art. no. 102903, doi: [10.1063/1.3634052](http://dx.doi.org/10.1063/1.3634052).

[44] M. Bohr, R. Chau, T. Ghani, and K. Mistry, “The high-*k* solution: Microprocessors entering production this year are the result of the biggest transistor redesign in 40 years,” *IEEE Spectr.*, vol. 44, no. 10, pp. 29–35, 2007, doi: [10.1109/MSPEC.2007.4337663](http://dx.doi.org/10.1109/MSPEC.2007.4337663).

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| [45] M. | H. | Park, | H. J. Kim, | Y. J. Kim, | W. Lee, | H. K. Kim, | and |

C. S. Hwang, “Effect of forming gas annealing on the ferroelectric properties of Hf0*.*5Zr0*.*5O2 thin films with and without Pt electrode[s,”](http://dx.doi.org/10.1063/1.4798265)*Appl. Phys. Lett.*, vol. 102, no. 11, Mar. 2013, Art. no. 112914, doi: [10. 1063/1.4798265](http://dx.doi.org/10.1063/1.4798265).

[46] P. Polakowski *et al.*, “Ferroelectric deep trench capacitors based on Al:HfO2 for 3D nonvolatile memory applications,” in *Proc. IEEE 6th Int. Memory Workshop (IMW)*, May 2014, pp. 1–4, doi: [10.1109/ IMW.2014.6849367](http://dx.doi.org/10.1109/IMW.2014.6849367).

[47] U. Schroeder *et al.*, “Impact of field cycling on HfO2 based non-volatile memory devices,” in *Proc. 46th Eur. Solid-State Device Res.*

*Conf. (ESSDERC)*, Sep. 2016, pp. 364–368, doi: [10.1109/ESSDERC. 2016.7599662](http://dx.doi.org/10.1109/ESSDERC.2016.7599662).

[48] F. Mehmood *et al.*, “Bulk depolarization fields as a major contrib-utor to the ferroelectric reliability performance in lanthanum doped Hf0*.*5Zr0*.*5O2 capacitor[s,”](http://dx.doi.org/10.1002/admi.201901180) *Adv. Mater. Inter.*, vol. 6, no. 21, 2019, Art. no. 1901180, doi: [10.1002/admi.201901180](http://dx.doi.org/10.1002/admi.201901180).

[49] X. J. Lou, “Why do antiferroelectrics show higher fatigue resistance than ferroelectrics under bipolar electrical cycling?” *Appl. Phys. Lett.*, vol. 94, no. 7, Feb. 2009, Art. no. 072901, doi: [10.1063/1.3082375](http://dx.doi.org/10.1063/1.3082375).

[50] U. Schroeder *et al.*, “Impact of different dopants on the switching properties of ferroelectric hafniumoxide,” *Jpn. J. Appl. Phys.*, vol. 53, no. 8S1, Jul. 2014, Art. no. 08LE02, doi: [10.7567/JJAP.53.08LE02](http://dx.doi.org/10.7567/JJAP.53.08LE02).

[51] M. Hoffmann, T. Schenk, M. Peši´c, U. Schroeder, and T. Mikolajick,“Insights into antiferroelectrics from first-order reversal curves,” *Appl.*

*Phys. Lett.*, vol. 111, no. 18, Oct. 2017, Art. no. 182902, doi: [10.1063/ 1.5003612](http://dx.doi.org/10.1063/1.5003612).

[52] M. Peši´c, M. Hoffmann, C. Richter, T. Mikolajick, and U. Schroeder,“Nonvolatile random access memory and energy storage based on antiferroelectric like hysteresis in ZrO2,” *Adv. Funct. Mater.*, vol. 26, no. 41, pp. 7486–7494, Sep. 2016, doi: [10.1002/adfm.201603182](http://dx.doi.org/10.1002/adfm.201603182).

[53] M. Pesic, S. Knebel, M. Hoffmann, C. Richter, T. Mikolajick, and U. Schroeder, “How to make DRAM non-volatile? Anti-ferroelectrics: A new paradigm for universal memories,” in *IEDM Tech. Dig.*, vol. 4, Dec. 2016, pp. 11.6. 1–11.6, doi: [10.1109/IEDM.2016.7838398](http://dx.doi.org/10.1109/IEDM.2016.7838398).

[54] M. Pesic *et al.*, “Built-in bias generation in anti-ferroelectric stacks: Methods and device applications,” *IEEE J. Electron Devices Soc.*, vol. 6, pp. 1019–1025, Apr. 2018, doi: [10.1109/JEDS.2018.2825360](http://dx.doi.org/10.1109/JEDS.2018.2825360). [55] M. Pesic, U. Schroeder, S. Slesazeck, and T. Mikolajick, “Comparative study of reliability of ferroelectric and anti-ferroelectric memories,” *IEEE Trans. Device Mater. Rel.*, vol. 18, no. 2, pp. 154–162, Jun. 2018, doi: [10.1109/TDMR.2018.2829112](http://dx.doi.org/10.1109/TDMR.2018.2829112).

[56] I. Ross, “Semiconductive translating device,” U.S. Patent 2791760 A, May 7, 1957.

[57] J. L. Moll and Y. Tarui, “A new solid state memory resistor,” *IEEE Trans. Electron Devices*, vol. ED-10, no. 5, p. 338, Sep. 1963, doi: [10.1109/TED.1963.15245](http://dx.doi.org/10.1109/TED.1963.15245).

[58] B.-E. Park, H. Ishiwara, M. Okuyama and S. Sakai, *Ferroelectric-Gate Field Effect Transistor Memories: Device Physics and Applications*. Dordrecht, The Netherlands: Springer, 2016.

[59] M. Tang, X. Xu, Z. Ye, Y. Sugiyama, and H. Ishiwara, “Impact of HfTaO buffer layer on data retention characteristics of ferroelectric-gate FET for nonvolatile memory applications,” *IEEE Trans. Elec-tron Devices*, vol. 58, no. 2, pp. 370–375, Feb. 2011, doi: [10.1109/ TED.2010.2090883](http://dx.doi.org/10.1109/TED.2010.2090883).

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| [60] E. | Tokumitsu, | G. Fujii, | and | H. Ishiwara, | “Electrical | properties |
| of metal-ferroelectric-insulator-semiconductor | | | | | (MFIS)- and metal- | |

ferroelectric-metal-insulator-semiconductor (MFMIS)-FETs using fer-roelectric SrBi2Ta2O9 film and SrTa2O6/SiON buffer layer,” *Jpn. J.*

*Appl. Phys.*, vol. 39, no. Part 1, No. 4B, pp. 2125–2130, Apr. 2000, doi: [10.1143/JJAP.39.2125](http://dx.doi.org/10.1143/JJAP.39.2125).

[61] S. Sinharoy, H. Buhay, D. R. Lampe, and M. H. Francombe, “Integra-tion of ferroelectric thin films into nonvolatile memories,” *J. Vac. Sci.*

*Technol. A, Vac. Surf. Films*, vol. 10, no. 4, pp. 1554–1561, Jul. 1992, doi: [10.1116/1.578044](http://dx.doi.org/10.1116/1.578044).

[62] J. H. Kim, D. W. Kim, H. S. Jeon, and B. E. Park, “Electrical char-acteristics of metal-ferroelectric–semiconductor structures based on poly(vinylidene fluoride),” *Jpn. J. Appl. Phys.*, vol. 46, no. 10B, pp. 6976–6978, Oct. 2007, doi: [10.1143/JJAP.46.6976](http://dx.doi.org/10.1143/JJAP.46.6976).

Authorized licensed use limited to: ASIF KHAN. Downloaded on April 07,2020 at 15:13:03 UTC from IEEE Xplore. Restrictions apply.

MIKOLAJICK et al.: THE PAST, THE PRESENT, AND THE FUTURE OF FERROELECTRIC MEMORIES 1443



[63] F. Gnadinger, “Single transistor rare earth manganite ferroelectric nonvolatile memory cell,” U.S. Patent 7030435 B2, Apr. 18, 2006.

[64] T. Hirai, K. Teramoto, K. Nagashima, H. Koike, and Y. Tarui, “Char-

|  |  |  |
| --- | --- | --- |
| acterization | of metal/ferroelectric/insulator/semiconductor | structure |

with CeO2 buffe[r layer,”](http://dx.doi.org/10.1143/JJAP.34.4163) *Jpn. J. Appl. Phys.*, vol. 34, pp. 4163–4166, Aug. 1995, doi: [10.1143/JJAP.34.4163](http://dx.doi.org/10.1143/JJAP.34.4163).

[65] H. Ishiwara, “Current status and prospects of FET-type ferroelectric memories,” *J. Semicond. Technol. Sci.*, vol. 1, no. 1, pp. 1–14, 2001, doi: [10.1109/DRC.1999.806306](http://dx.doi.org/10.1109/DRC.1999.806306).

[66] K. Ni *et al.*, “SoC logic compatible multi-bit FeMFET weight cell for neuromorphic applications,” in *IEDM Tech. Dig.*, Dec. 2018, pp. 3.2.1–13.2.4, doi: [10.1109/IEDM.2018.8614496](http://dx.doi.org/10.1109/IEDM.2018.8614496).

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| [67] S. | Sakai | and | R. Ilangovan, | “Metal-ferroelectric-insulator- |

semiconductor memory FET with long retention and high endurance,”*IEEE Electron Device Lett.*, vol. 25, pp. 369–371, 2004, doi: [10.1109/ LED.2004.828992](http://dx.doi.org/10.1109/LED.2004.828992).

[68] S. L. Miller and P. J. McWhorter, “Physics of the ferroelectric non-volatile memory field effect transistor,” *J. Appl. Phys.*, vol. 72, no. 12, pp. 5999–6010, Dec. 1992, doi: [10.1063/1.351910](http://dx.doi.org/10.1063/1.351910).

[69] T. S. Boscke, J. Muller, D. Brauhaus, U. Schroder, and U. Bottger,

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| “Ferroelectricity | | | in hafnium oxide: CMOS compatible ferroelec- | | | | |
| tric | field | effect | transistors,” | in | *IEDM Tech.* | *Dig.*, Dec. | 2011, |

pp. 24.5.1–24.5.4, doi: [10.1109/IEDM.2011.6131606](http://dx.doi.org/10.1109/IEDM.2011.6131606).

[70] J. Muller, T. S. Boscke, U. Schroder, R. Hoffmann, T. Mikolajick, and L. Frey, “Nanosecond polarization switching and long retention in a novel MFIS-FET based on ferroelectric HfO2,” *IEEE Electron Device Lett.*, vol. 33, no. 2, pp. 185–187, Feb. 2012, doi: [10.1109/ LED.2011.2177435](http://dx.doi.org/10.1109/LED.2011.2177435).

[71] M. Trentzsch *et al.*, “A 28 nm HKMG super low power embedded NVM technology based on ferroelectric FETs,” in *IEDM Tech. Dig.*, Dec. 2016, pp. 11.5.1–11.5.4, doi: [10.1109/IEDM.2016.7838397](http://dx.doi.org/10.1109/IEDM.2016.7838397).

[72] E. T. Breyer, H. Mulaosmanovic, T. Mikolajick, and S. Slesazeck,“Reconfigurable NAND/NOR logic gates in 28 nm HKMG and 22 nm FD-SOI FeFET technology,” in *IEDM Tech. Dig.*, Dec. 2017, pp. 28.5.1–28.5.4, doi: [10.1109/IEDM.2017.8268471](http://dx.doi.org/10.1109/IEDM.2017.8268471).

[73] J. Muller *et al.*, “High endurance strategies for hafnium oxide based ferroelectric field effect transistor,” in *Proc. 16th Non-Volatile Memory Technol. Symp. (NVMTS)*, Oct. 2016, pp. 1–7, doi: [10.1109/NVMTS. 2016.7781517](http://dx.doi.org/10.1109/NVMTS.2016.7781517).

[74] E. Yurchuk *et al.*, “Origin of the endurance degradation in the novel HfO2-based 1T ferroelectric non-volatile memories,” in *Proc. IEEE Int. Rel. Phys. Symp.*, Jun. 2014, pp. 2E.5.1–2E.5.5, doi: [10.1109/ IRPS.2014.6860603](http://dx.doi.org/10.1109/IRPS.2014.6860603).

[75] E. Yurchuk *et al.*, “Charge-trapping phenomena in HfO2-based FeFET-type nonvolatile memories,” *IEEE Trans. Electron Devices*, vol. 63, no. 9, pp. 3501–3507, Sep. 2016, doi: [10.1109/TED.2016.2588439](http://dx.doi.org/10.1109/TED.2016.2588439).

[76] S. Dunkel *et al.*, “A FeFET based super-low-power ultra-fast embedded NVM technology for 22 nm FDSOI and beyond,” in *IEDM Tech. Dig.*, Dec. 2017, pp. 19.7.1–19.7.4, doi: [10.1109/IEDM.2017.8268425](http://dx.doi.org/10.1109/IEDM.2017.8268425).

[77] H. Mulaosmanovic, E. T. Breyer, T. Mikolajick, and S. Slesazeck,“Ferroelectric FETs with 20-nm-thick HfO2 layer for large memory window and high performance,” *IEEE Trans. Electron Devices*, vol. 66, no. 9, pp. 3828–3833, Sep. 2019, doi: [10.1109/TED.2019.2930749](http://dx.doi.org/10.1109/TED.2019.2930749).

[78] H. Mulaosmanovic, E. T. Breyer, T. Mikolajick, and S. Slesazeck,“Recovery of cycling endurance failure in ferroelectric FETs by self-heating,” *IEEE Electron Device Lett.*, vol. 40, no. 2, pp. 216–219, Feb. 2019, doi: [10.1109/LED.2018.2889412](http://dx.doi.org/10.1109/LED.2018.2889412).

[79] C.-H. Cheng and A. Chin, “Low-leakage-current DRAM-like memory using a one-transistor ferroelectric MOSFET with a Hf-based gate dielectric,” *IEEE Electron Device Lett.*, vol. 35, no. 1, pp. 138–140, Jan. 2014, doi: [10.1109/LED.2013.2290117](http://dx.doi.org/10.1109/LED.2013.2290117).

[80] H. Mulaosmanovic *et al.*, “Novel ferroelectric FET based synapse for neuromorphic systems,” in *Proc. Symp. VLSI Technol.*, Jun. 2017, pp. T176–T177, doi: [10.23919/VLSIT.2017.7998165](http://dx.doi.org/10.23919/VLSIT.2017.7998165).

[81] H. Mulaosmanovic *et al.*, “Evidence of single domain switching in hafnium oxide based FeFETs: Enabler for multi-level FeFET memory cells,” in *IEDM Tech. Dig.*, vol. 3, Dec. 2015, pp. 26.8.1–26.8.3, doi: [10.1109/IEDM.2015.7409777](http://dx.doi.org/10.1109/IEDM.2015.7409777).

[82] H. Mulaosmanovic, T. Mikolajick, and S. Slesazeck, “Random number generation based on ferroelectric switching,” *IEEE Electron Device Lett.*, vol. 39, no. 1, pp. 135–138, Jan. 2018, doi: [10.1109/LED.2017. 2771818](http://dx.doi.org/10.1109/LED.2017.2771818).

[83] H. Mulaosmanovic, E. Chicca, M. Bertele, T. Mikolajick, and S. Slesazeck, “Mimicking biological neurons with a nanoscale ferro- electric transistor,” *Nanoscale*, vol. 10, no. 46, pp. 21755–21763, 2018, doi: [10.1039/C8NR07135G](http://dx.doi.org/10.1039/C8NR07135G).

[84] S. Beyer, “Embedded FeFETs as a low power and non-volatile beyond-von-Neumann memory solution,” in *Proc. Nonvolatile Memory Tech-nol. Symp. (NVMTS)*, 2018.

[85] E. T. Breyer *et al.*, “Ultra-dense co-integration of FeFETs and CMOS logic enabling very-fine grained logic-in-memory,” in *Proc. 49th Eur.*

*Solid-State Device Res. Conf. (ESSDERC)*, Sep. 2019, pp. 118–121, doi: [10.1109/ESSDERC.2019.8901735](http://dx.doi.org/10.1109/ESSDERC.2019.8901735).

[86] Z. Wang, S. Khandelwal, and A. I. Khan, “Ferroelectric oscillators and their coupled networks,” *IEEE Electron Device Lett.*, vol. 38, no. 11, pp. 1614–1617, Nov. 2017, doi: [10.1109/LED.2017.2754138](http://dx.doi.org/10.1109/LED.2017.2754138).

[87] S. Salahuddin and S. Datta, “Use of negative capacitance to provide voltage amplification for low power nanoscale devices,” *Nano Lett.*, vol. 8, no. 2, pp. 405–410, Feb. 2008, doi: [10.1021/nl071804g](http://dx.doi.org/10.1021/nl071804g).

[88] M. A. Alam, M. Si, and P. D. Ye, “A critical review of recent progress on negative capacitance field-effect transistors,” *Appl. Phys. Lett.*, vol. 114, no. 9, Mar. 2019, Art. no. 090401, doi: [10.1063/1.5092684](http://dx.doi.org/10.1063/1.5092684). [89] K. Florent, S. Lavizzari, L. Di Piazza, M. Popovici, E. Vecchio, G. Potoms, G. Groeseneken, and J. Van IHoudt “First demonstration of vertically stacked ferroelectric Al doped HfO2 devices for NAND applications,” in *Proc. Symp. VLSI Technol.*, 2017, pp. T158–T159, doi: [10.23919/VLSIT.2017.7998162](http://dx.doi.org/10.23919/VLSIT.2017.7998162).

[90] K. Florent *et al.*, “Vertical ferroelectric HfO2 FET based on 3-D NAND architecture: Towards dense low-power memory,” in *IEDM Tech. Dig.*, Dec. 2018, pp. 2–5, doi: [10.1109/IEDM.2018.8614710](http://dx.doi.org/10.1109/IEDM.2018.8614710).

[91] L. Esaki, R. B. Laibowitz, and P. J. Stiles, “Polar switch,” *IBM Tech.*  *Discl. Bull.*, vol. 13, no. 8, p. 2161, 1971.

[92] A. Chanthbouala *et al.*, “Solid-state memories based on ferroelectric tunnel junctions,” *Nature Nanotechnol.*, vol. 7, no. 2, pp. 101–104, Dec. 2011, doi: [10.1038/nnano.2011.213](http://dx.doi.org/10.1038/nnano.2011.213).

[93] D. J. Kim *et al.*, “Ferroelectric tunnel memristor,” *Nano Lett.*, vol. 12, no. 11, pp. 5697–5702, 2012, doi: [10.1021/nl302912t](http://dx.doi.org/10.1021/nl302912t).

[94] V. Garcia and M. Bibes, “Ferroelectric tunnel junctions for information storage and processing,” *Nature Commun.*, vol. 5, no. 1, p. 4289, Jul. 2014, doi: [10.1038/ncomms5289](http://dx.doi.org/10.1038/ncomms5289).

[95] C. Richter *et al.*, “Si doped hafnium oxide—A ‘fragile’ ferroelectric system,” *Adv. Electron. Mater.*, vol. 3, no. 10, 2018, Art. no. 1700131, doi: [10.1002/aelm.201700131](http://dx.doi.org/10.1002/aelm.201700131).

[96] S. Fujii, Y. Kamimuta, T. Ino, Y. Nakasaki, R. Takaishi, and M. Saitoh, “First demonstration and performance improvement of ferroelectric HfO2-based resistive switch with low operation current and intrinsic diode property,” in *Proc. IEEE Symp. VLSI Technol.*, Jun. 2016, pp. 1–2, doi: [10.1109/VLSIT.2016.7573413](http://dx.doi.org/10.1109/VLSIT.2016.7573413).

[97] B. Max, M. Hoffmann, S. Slesazeck, and T. Mikolajick, “Direct cor-relation of ferroelectric properties and memory characteristics in fer-roelectric tunnel junctions,” *IEEE J. Electron Devices Soc.*, vol. 7, pp. 1175–1181, Jul. 2019, doi: [10.1109/JEDS.2019.2932138](http://dx.doi.org/10.1109/JEDS.2019.2932138).

[98] B. Max, T. Mikolajick, M. Hoffmann, S. Slesazeck, and T. Mikolajick,“Retention characteristics of Hf0*.*5Zr0*.*5O2-based ferroelectric tun-nel junctions,” in *Proc. IEEE 11th Int. Memory Workshop (IMW)*, May 2019, pp. 1–4, doi: [10.1109/IMW.2019.8739765](http://dx.doi.org/10.1109/IMW.2019.8739765).

[99] S. Slesazeck *et al.*, “Uniting the trinity of ferroelectric HfO2 memory devices in a single memory cell,” in *Proc. IEEE 11th Int. Mem-ory Workshop (IMW)*, May 2019, pp. 1–4, doi: [10.1109/IMW.2019. 8739742](http://dx.doi.org/10.1109/IMW.2019.8739742).

[100] E. J. Fuller *et al.*, “Parallel programming of an ionic floating-gate memory array for scalable neuromorphic computing,” *Science*, vol. 364, no. 6440, pp. 570–574, Apr. 2019, doi: [10.1126/science.aaw5581](http://dx.doi.org/10.1126/science.aaw5581).

[101] T. Mihara, H. Yoshimori, H. Watanabe, and C. A. P. D. Araujo, “Char-acteristics of bismuth layered SrBi2Ta2O9 thin-film capacitors and comparison with Pb(Zr, Ti)O3,” *Jpn. J. Appl. Phys.*, vol. 34, no. 9B, pp. 5233–5239, Sep. 1995, doi: [10.1143/JJAP.34.5233](http://dx.doi.org/10.1143/JJAP.34.5233).

[102] O. Auciello, “A critical comparative review of PZT and SBT-based science and technology for non-volatile ferroelectric memories,” *Integr.*

*Ferroelectr.*, vol. 15, nos. 1–4, pp. 211–220, Aug. 2006, doi: [10.1080/ 10584589708015712](http://dx.doi.org/10.1080/10584589708015712).

[103] H. Xu, J. Zhong, X. Liu, J. Chen, and D. Shen, “Ferroelectric and switching behavior of poly(vinylidene fluoride-trifluoroethylene) copolymer ultrathin films with polypyrrole interface,” *Appl. Phys. Lett.*, vol. 90, no. 9, Feb. 2007, Art. no. 092903, doi: [10.1063/1.2710477](http://dx.doi.org/10.1063/1.2710477).

[104] S. Sakai and M. Takahashi, “Recent progress of ferroelectric-gate field-effect transistors and applications to nonvolatile logic and FeNAND flash memory,” *Materials*, vol. 3, no. 11, pp. 4950–4964, Nov. 2010, doi: [10.3390/ma3114950](http://dx.doi.org/10.3390/ma3114950).

[105] K. Amanuma, T. Hase, and Y. Miyasaka, “Preparation and ferroelectric properties of SrBi2Ta2O9 thin [films,](http://dx.doi.org/10.1063/1.113140)” *Appl. Phys. Lett.*, vol. 66, no. 2, pp. 221–223, Jan. 1995, doi: [10.1063/1.113140](http://dx.doi.org/10.1063/1.113140).

Authorized licensed use limited to: ASIF KHAN. Downloaded on April 07,2020 at 15:13:03 UTC from IEEE Xplore. Restrictions apply.