
Project 2 Report

Task1:

Changes are made to where result of add instructions are computed. For the purpose of this task, simply change add to power, as shown below.

Task2:

	SM6_TITANX	SM7_TITANV
BFS	77.06	168.02
LIB	285.74	309.03
LPS	609.51	593.15
NN	58.64	250.41
NQU	32.97	38.83



In general, SM7_TITANV outperform SM6_TITANX in 4 out of 5 benchmarks, presumably due to difference between memory bandwidth & # of cores.

Task3:

Changes are made to where entry is pushed into the SIMT stack. For entries that has a new re-convergence PC, increment count for divergence branches; Else increment count for total branches. Code changes are shown below.

Task4:

Changes are made to issue stage of load/store unit. Simply check the memory-space access type of the instruction every time an instruction is issued, and increment corresponding count. Code changes are shown below.