Implementation:

L1 bypass was already implemented in gpgpusim, with the condition of empty L1 cache, configured to skip L1, etc. So the implementation of this project is adding the condition of L1 bypass - if it's a load instruction and the address matches the range, the cache operation is set to global cache, and thus bypass L1. The additional condition and counter implementations are shown as below.

* shader.cc:

```
diff --git a/src/gpgpu-sim/shader.cc b/src/gpgpu-sim/shader.cc index c6e7b8f..94cd180 100644
     a/src/gpgpu-sim/shader.cc
 +++ b/src/gpgpu-sim/shader.cc
@@ -52,6 +52,8 @@
 #define MAX(a, b) (((a) > (b)) ? (a) : (b)) #define MIN(a, b) (((a) < (b)) ? (a) : (b))
 mem_fetch *shader_core_mem_fetch_allocator::alloc(
new_addr_type addr, mem_access_type type, unsigned size, bool wr, unsigned long long cycle) const {
@@ -2039,6 +2041,13 @@ bool ldst_unit::memory_cycle(warp_inst_t &inst,
    const mem_access_t &access = inst.accessq_back();
    bool bypassL1D = false;
    if (CACHE GLOBAL == inst.cache op | (m L1D == NULL)) {
       bypassL1D = true;
} else if (inst.space.is_global()) { // global memory access @@ -2046,6 +2055,7 @@ bool ldst_unit::memory_cycle(warp_inst_t &inst,
       if (m_core->get_config()->gmem_skip_L1D && (CACHE_L1 != inst.cache op))
          bypassL1D = true;
    if (bypassL1D) {
       // bypass L1 cache
       unsigned control size =
```

Other modification to the code to dump out the counter are shown as below:

* shader.h

Verification:

The original code will have 0 load bypass in all kernel, and the load-bypass modified version yields a very different number, shown as below.

note: gpu configuration SM7 TITANV is used for both simulation.

```
root@5264f688abda: /ece786_project3/BFS# grep "bypassed load instructions:" original.log
bypassed load instructions: 0
```

```
root@5264f688abda: \(^/ece786_project3/BFS\(^#\) grep \(^/bypassed load instructions: \(^/modified.log bypassed load instructions: 8 \)
bypassed load instructions: 800
bypassed load instructions: 4921
bypassed load instructions: 28224
bypassed load instructions: 147873
bypassed load instructions: 424113
bypassed load instructions: 62755
bypassed load instructions: 2435
bypassed load instructions: 15
```