GigaDevice Semiconductor Inc.

GD32F130xx ARM® Cortex®-M3 32-bit MCU

Datasheet



Table of Contents

T	able c	of Contents	1
L	ist of	Figures	3
L	ist of	Tables	4
1.	. Ge	neral description	5
2.		vice overview	
	2.1.	Device information	6
	2.2.	Block diagram	
	2.3.	Pinouts and pin assignment	
	2.4.	Memory map	
	2.5.	Clock tree	
	2.6.	Pin definitions	
	2.6.	•	
	2.6.		
	2.6.	•	
	2.6.		
	2.6.	•	
	2.6.	·	
	2.6.	·	
3.	. Fui	nctional description	33
	3.1.	ARM® Cortex®-M3 core	33
	3.2.	On-chip memory	33
	3.3.	Clock, reset and supply management	33
	3.4.	Boot modes	34
	3.5.	Power saving modes	34
	3.6.	Analog to digital converter (ADC)	35
	3.7.	DMA	35
	3.8.	General-purpose inputs/outputs (GPIOs)	36
	3.9.	Timers and PWM generation	
	3.10.	Real time clock (RTC)	
	3.11.	Inter-integrated circuit (I2C)	
	3.12.	· , ,	



	3.13.	Universal synchronous asynchronous receiver transmitter (USART)	38
	3.14.	Debug mode	39
	3.15.	Package and operation temperature	39
4.	. Ele	ctrical characteristics	40
	4.1.	Absolute maximum ratings	40
	4.2.	Recommended DC characteristics	40
	4.3.	Power consumption	41
	4.4.	EMC characteristics	42
	4.5.	Power supply supervisor characteristics	42
	4.6.	Electrical sensitivity	43
	4.7.	External clock characteristics	43
	4.8.	Internal clock characteristics	44
	4.9.	PLL characteristics	45
	4.10.	Memory characteristics	45
	4.11.	GPIO characteristics	45
	4.12.	ADC characteristics	46
	4.13.	SPI characteristics	46
	4.14.	I2C characteristics	47
5.	Pac	kage information	48
	5.1.	TSSOP package outline dimensions	48
	5.2.	QFN package outline dimensions	49
	5.3.	LQFP package outline dimensions	51
6.	Ord	dering information	53
7.	Rev	vision history	54



List of Figures

Figure 2-1. GD32F130xx block diagram	
Figure 2-2. GD32F130Rx LQFP64 pinouts	
Figure 2-3. GD32F130Cx LQFP48 pinouts	
Figure 2-4. GD32F130Cx LQFP32 pinouts	
Figure 2-5. GD32F130Kx QFN32 pinouts	
Figure 2-6. GD32F130Gx QFN28 pinouts	
Figure 2-7. GD32F130Fx TSSOP20 pinouts	
Figure 2-8. GD32F130xx clock tree	
Figure 5-1. TSSOP package outline	
Figure 5-2. QFN package outline	
Figure 5-3. LQFP package outline	5



List of Tables

Table 2-1. GD32F130xx devices features and peripheral list	6
Table 2-2. GD32F130xx memory map	11
Table 2-3. GD32F130R8 LQFP64 pin definitions	14
Table 2-4. GD32F130Cx LQFP48 pin definitions	18
Table 2-5. GD32F130Kx LQFP32 pin definitions	21
Table 2-6. GD32F130Kx QFN32 pin definitions	23
Table 2-7. GD32F130Gx QFN28 pin definitions	26
Table 2-8. GD32F130Fx TSSOP20 pin definitions	28
Table 2-9. Port A alternate functions summary	30
Table 2-10. Port B alternate functions summary	31
Table 2-11. Port C & D & F alternate functions summary	32
Table 4-1. Absolute maximum ratings	40
Table 4-2. DC operating conditions	40
Table 4-3. Power consumption characteristics	41
Table 4-4. EMS characteristics	42
Table 4-5. EMI characteristics	42
Table 4-6. Power supply supervisor characteristics	42
Table 4-7. ESD characteristics	43
Table 4-8. Static latch-up characteristics	43
Table 4-9. High speed crystal oscillator (HXTAL) generated from a crystal/cerar	nic characteristics 43
Table 4-10. Low speed crystal oscillator (LXTAL) generated from a crystal/cera	mic characteristics
	44
Table 4-11. Internal 8 MHz RC oscillator (IRC8M) characteristics	44
Table 4-12. Internal 40KHz RC oscillator (IRC40K) characteristics	44
Table 4-13. PLL characteristics	45
Table 4-14. Flash memory characteristics	45
Table 4-15. I/O port characteristics	45
Table 4-16. ADC characteristics	46
Table 4-17. Standard SPI characteristics	46
Table 4-18. I2C characteristics	47
Table 5-1. TSSOP20 package dimensions	48
Table 5-2. QFN package dimensions	50
Table 5-3. LQFP package dimensions	52
Table 6-1. Part ordering code for GD32F130xx devices	53
Table 7-1. Revision history	54



1. General description

The GD32F130xx device belongs to the value line of GD32 MCU family. It is a 32-bit general-purpose microcontroller based on the high performance ARM® Cortex®-M3 RISC core with best ratio in terms of processing power, reduced power consumption and peripheral set. The Cortex®-M3 is a next generation processor core which is tightly coupled with a Nested Vectored Interrupt Controller (NVIC), SysTick timer and advanced debug support.

The GD32F130xx device incorporates the ARM® Cortex®-M3 32-bit processor core operating at 72 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 64 KB on-chip Flash memory and up to 8 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer one 12-bit ADC, up to five general 16-bit timers, a general 32-bit timer, a PWM advanced timer, as well as standard and advanced communication interfaces: up to two SPIs, two I2Cs and two USARTs.

The device operates from a 2.6 to 3.6 V power supply and available in -40 to +85 °C temperature range. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features make the GD32F130xx devices suitable for a wide range of applications, especially in areas such as industrial control, motor drives, user interface, power monitor and alarm systems, consumer and handheld equipment, gaming and GPS, E-bike and so on.





2. Device overview

2.1. Device information

Table 2-1. GD32F130xx devices features and peripheral list

Part Number Flash (KB)							GE)32F13	30xx					
		F4	F6	F8	G4	G6	G8	K4	K6	K8	C4	C6	C8	R8
		16	32	64	16	32	64	16	32	64	16	32	64	64
S	SRAM (KB)		4	8	4	4	8	4	4	8	4	4	8	8
	General timer(32- bit)	1	1	1	1	1	1	1	1	1	1	1	1	1
Ş	General timer(16- bit)	4 (2,13,15-16)	4 (2,13,15-16)	4 (2,13,15-16)	4 (2,13,15-16)	4 (2,13,15-16)	5 (2,13-16)	4 (2,13,15-16)	4 (2,13,15-16)	5 (2,13-16)	4 (2,13,15-16)	4 (2,13,15-16)	5 (2,13-16)	5 (2,13-16)
Timers	Advanced timer(16- bit)	1 (0)	1	1	1 (0)	1	1	1 (0)	1	1 (0)	1 (0)	1	1 (0)	1
	SysTick	1	1	1	1	1	1	1	1	1	1	1	1	1
	Watchdog	2	2	2	2	2	2	2	2	2	2	2	2	2
	RTC	1	1	1	1	1	1	1	1	1	1	1	1	1
ty	USART	1	2	2	1	2	2	1	2	2	1	2	2	2
Connectivity	I2C	1	1	2	1	1	2	1	1	2	1 (0)	1	2	2
ပိ	SPI	1	1	2	1	1	2	1	1	2	1 (0)	1	2	2 (0-1)
	GPIO	15	15	15	23	23	23	27	27	27	39	39	39	55
	EXTI	16	16	16	16	16	16	16	16	16	16	16	16	16
	Units	1	1	1	1	1	1	1	1	1	1	1	1	1
ADC	Channels (External)	9	9	9	10	10	10	10	10	10	10	10	10	16
	Channels (Internal)	3	3	3	3	3	3	3	3	3	3	3	3	3
	Package		SSOP2	20	(QFN28			QFN32 .QFP3		LQFP48			LQFP 64



2.2. Block diagram

LDO 1.2V TPIU SW GPIO Ports A, B, C, D, F AHB2: Fmax = 72MHz POR/PDR **ICode** ARM Cortex-M3 Processor Fmax: 72MHz DCode LVD SRAM SRAM Controller PLL Fmax: 72MHz Flash Memory NVIC Memory Controller HXTAL GP DMA 7chs IRC8M 8MHz 33 33 **1** AHB to APB AHB to APB RST/CLK Controller IRC14M CRC Bridge 2 14MHz Bridge 1 IRC40K 40KHz Powered by LDO (1.2V) Powered by VDD/VDD/ PMU EXTI FWDGT 12-bit SAR ADC ADC WWDGT RTC USART0 12C0 SPI0 I2C1 SYSCFG USART1 TIMER0 SPI1 TIMER14 TIMER1 TIMER15 TIMER2 TIMER16 TIMER13

Figure 2-1. GD32F130xx block diagram



2.3. Pinouts and pin assignment

Figure 2-2. GD32F130Rx LQFP64 pinouts




Figure 2-3. GD32F130Cx LQFP48 pinouts






Figure 2-4. GD32F130Cx LQFP32 pinouts




Figure 2-5. GD32F130Kx QFN32 pinouts






Figure 2-6. GD32F130Gx QFN28 pinouts





Figure 2-7. GD32F130Fx TSSOP20 pinouts





2.4. Memory map

Table 2-2. GD32F130xx memory map

Pre-defined	Bus	Address	Dovinhovolo
Regions	Bus	Address	Peripherals
		0xE000 0000 - 0xE00F FFFF	Cortex-M3 internal peripherals
External Device		0xA000 0000 - 0xDFFF FFFF	Reserved
External RAM		0x6000 0000 - 0x9FFF FFFF	Reserved
	AHB1	0x5000 0000 - 0x5FFF FFFF	Reserved
		0x4800 1800 - 0x4FFF FFFF	Reserved
		0x4800 1400 - 0x4800 17FF	GPIOF
		0x4800 1000 - 0x4800 13FF	Reserved
	AHB2	0x4800 0C00 - 0x4800 0FFF	GPIOD
		0x4800 0800 - 0x4800 0BFF	GPIOC
		0x4800 0400 - 0x4800 07FF	GPIOB
		0x4800 0000 - 0x4800 03FF	GPIOA
		0x4002 4400 - 0x47FF FFFF	Reserved
		0x4002 4000 - 0x4002 43FF	Reserved
		0x4002 3400 - 0x4002 3FFF	Reserved
		0x4002 3000 - 0x4002 33FF	CRC
	AHB1	0x4002 2400 - 0x4002 2FFF	Reserved
		0x4002 2000 - 0x4002 23FF	FMC
		0x4002 1400 - 0x4002 1FFF	Reserved
		0x4002 1000 - 0x4002 13FF	RCU
Davinh avala		0x4002 0400 - 0x4002 0FFF	Reserved
Peripherals		0x4002 0000 - 0x4002 03FF	DMA
		0x4001 4C00 - 0x4001 FFFF	Reserved
		0x4001 4800 - 0x4001 4BFF	TIMER16
		0x4001 4400 - 0x4001 47FF	TIMER15
		0x4001 4000 - 0x4001 43FF	TIMER14
		0x4001 3C00 - 0x4001 3FFF	Reserved
		0x4001 3800 - 0x4001 3BFF	USART0
	A DD2	0x4001 3400 - 0x4001 37FF	Reserved
	APB2	0x4001 3000 - 0x4001 33FF	SPI0
		0x4001 2C00 - 0x4001 2FFF	TIMER0
		0x4001 2800 - 0x4001 2BFF	Reserved
		0x4001 2400 - 0x4001 27FF	ADC
		0x4001 0800 - 0x4001 23FF	Reserved
		0x4001 0400 - 0x4001 07FF	EXTI
		0x4001 0000 - 0x4001 03FF	SYSCFG
	V D D 4	0x4000 C400 - 0x4000 FFFF	Reserved
	APB1	0x4000 C000 - 0x4000 C3FF	Reserved




GD32F130xx Datasheet

			BOLI TOOKK Bataorioo
Pre-defined	Bus	Address	Peripherals
Regions			
		0x4000 7C00 - 0x4000 BFFF	Reserved
		0x4000 7800 - 0x4000 7BFF	Reserved
		0x4000 7400 - 0x4000 77FF	Reserved
		0x4000 7000 - 0x4000 73FF	PMU
		0x4000 6400 - 0x4000 6FFF	Reserved
		0x4000 6000 - 0x4000 63FF	Reserved
		0x4000 5C00 - 0x4000 5FFF	Reserved
		0x4000 5800 - 0x4000 5BFF	I2C1
		0x4000 5400 - 0x4000 57FF	I2C0
		0x4000 4800 - 0x4000 53FF	Reserved
		0x4000 4400 - 0x4000 47FF	USART1
		0x4000 4000 - 0x4000 43FF	Reserved
		0x4000 3C00 - 0x4000 3FFF	Reserved
		0x4000 3800 - 0x4000 3BFF	SPI1
		0x4000 3400 - 0x4000 37FF	Reserved
		0x4000 3000 - 0x4000 33FF	FWDGT
		0x4000 2C00 - 0x4000 2FFF	WWDGT
		0x4000 2800 - 0x4000 2BFF	RTC
		0x4000 2400 - 0x4000 27FF	Reserved
		0x4000 2000 - 0x4000 23FF	TIMER13
		0x4000 1400 - 0x4000 1FFF	Reserved
		0x4000 1000 - 0x4000 13FF	Reserved
		0x4000 0800 - 0x4000 0FFF	Reserved
		0x4000 0400 - 0x4000 07FF	TIMER2
		0x4000 0000 - 0x4000 03FF	TIMER1
		0x2000 2000 - 0x3FFF FFFF	Reserved
SRAM		0x2000 0000 - 0x2000 1FFF	SRAM
		0x1FFF F810 - 0x1FFF FFFF	Reserved
		0x1FFF F800 - 0x1FFF F80F	Option bytes
		0x1FFF EC00 - 0x1FFF F7FF	System memory
Code		0x0801 0000 - 0x1FFF EBFF	Reserved
		0x0800 0000 - 0x0800 FFFF	Main Flash memory
			•
		0x0000 0000 - 0x07FF FFFF	Aliased to Flash or system memory



2.5. Clock tree

Figure 2-8. GD32F130xx clock tree



Legend:

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator IRC8M: Internal 8M RC oscillators IRC40K: Internal 40K RC oscillator IRC14M: Internal 14M RC oscillators



2.6. Pin definitions

2.6.1. GD32F130R8 LQFP64 pin definitions

Table 2-3. GD32F130R8 LQFP64 pin definitions


				pin definitions
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
V_{BAT}	1	Р		Default: V _{BAT}
PC13- TAMPER- RTC	2	I/O		Default: PC13 Additional: RTC_TAMP0, RTC_TS, RTC_OUT, WKUP1
PC14- OSC32IN	3	I/O		Default: PC14 Additional: OSC32IN
PC15- OSC32OU T	4	I/O		Default: PC15 Additional: OSC32OUT
PF0- OSCIN	5	I/O	5VT	Default: PF0 Additional: OSCIN
PF1- OSCOUT	6	I/O	5VT	Default: PF1 Additional: OSCOUT
NRST	7	I/O		Default: NRST
PC0	8	I/O		Default: PC0 Alternate: EVENTOUT Additional: ADC_IN10
PC1	9	I/O		Default: PC1 Alternate: EVENTOUT Additional: ADC_IN11
PC2	10	I/O		Default: PC2 Alternate: EVENTOUT Additional: ADC_IN12
PC3	11	I/O		Default: PC3 Alternate: EVENTOUT Additional: ADC_IN13
Vssa	12	Р		Default: Vssa
V_{DDA}	13	Р		Default: V _{DDA}
PA0-WKUP		I/O		Default: PA0 Alternate: USART1_CTS, TIMER1_CH0, TIMER1_ETI, I2C1_SCL Additional: ADC_IN0, RTC_TAMP1, WKUP0
PA1	15	I/O		Default: PA1 Alternate: USART1_RTS, TIMER1_CH1, I2C1_SDA,



				ODSZI ISOM Dalasiice
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				EVENTOUT
				Additional: ADC_IN1
PA2	16	I/O		Default: PA2 Alternate: USART1_TX, TIMER1_CH2, TIMER14_CH0 , Additional: ADC_IN2
PA3	17	I/O		Default: PA3 Alternate: USART1_RX, TIMER1_CH3, TIMER14_CH1 Additional: ADC_IN3
PF4	18	I/O	5VT	Default: PF4 Alternate: SPI1_NSS, EVENTOUT
PF5	19	I/O	5VT	Default: PF5 Alternate: EVENTOUT
PA4	20	I/O		Default: PA4 Alternate: SPI0_NSS, USART1_CK, TIMER13_CH0, SPI1_NSS
PA5	21	I/O		Additional: ADC_IN4 Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI
PA6	22	I/O		Additional: ADC_IN5 Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT
PA7	23	I/O		Additional: ADC_IN6 Default: PA7 Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT Additional: ADC_IN7
PC4	24	I/O		Default: PC4 Alternate: EVENTOUT Additional: ADC_IN14
PC5	25	I/O		Default: PC5 Additional: ADC_IN15
PB0	26	I/O		Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX, EVENTOUT Additional: ADC_IN8
PB1	27	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK Additional: ADC_IN9
PB2	28	I/O	5VT	Default: PB2
PB10	29	I/O	5VT	Default: PB10 Alternate: I2C1_SCL, TIMER1_CH2



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PB11	30	I/O	5VT	Default: PB11 Alternate: I2C1_SDA, TIMER1_CH3, EVENTOUT
Vss	31	Р		Default: Vss
V_{DD}	32	Р		Default: V _{DD}
PB12	33	I/O		Default: PB12 Alternate: SPI1_NSS, TIMER0_BRKIN, I2C1_SMBA, EVENTOUT
PB13	34	I/O	5VT	Default: PB13 Alternate: SPI1_SCK, TIMER0_CH0_ON
PB14	35	I/O	5VT	Default: PB14 Alternate: SPI1_MISO, TIMER0_CH1_ON, TIMER14_CH0
PB15	36	I/O	5VT	Default: PB15 Alternate: SPI1_MOSI, TIMER0_CH2_ON, TIMER14_CH0_ON, TIMER14_CH1 Additional: RTC_REFIN
PC6	37	I/O	5VT	Default: PC6 Alternate: TIMER2_CH0
PC7	38	I/O	5VT	Default: PC7 Alternate: TIMER2_CH1
PC8	39	I/O	5VT	Default: PC8 Alternate: TIMER2_CH2
PC9	40	I/O	5VT	Default: PC9 Alternate: TIMER2_CH3
PA8	41	I/O	5VT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT, USART1_TX, EVENTOUT
PA9	42	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, I2C0_SCL
PA10	43	I/O	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA
PA11	44	I/O	5VT	Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT
PA12	45	I/O	5VT	Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT
PA13	46	I/O	5VT	Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO
PF6	47	I/O	5VT	Default: PF6 Alternate: I2C1_SCL
PF7	48	I/O	5VT	Default: PF7 Alternate: I2C1_SDA





Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PA14	49	I/O	5VT	Default: PA14 Alternate: USART1_TX, SWCLK, SPI1_MOSI
PA15	50	I/O	5VT	Default: PA15 Alternate: SPI0_NSS, USART1_RX, TIMER1_CH0, TIMER1_ETI, SPI1_NSS, EVENTOUT
PC10	51	I/O	5VT	Default: PC10
PC11	52	I/O	5VT	Default: PC11
PC12	53	I/O	5VT	Default: PC12
PD2	54	I/O	5VT	Default: PD2 Alternate: TIMER2_ETI
PB3	55	I/O	5VT	Default: PB3 Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT
PB4	56	I/O	5VT	Default: PB4 Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT
PB5	57	I/O	5VT	Default: PB5 Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1
PB6	58	I/O	5VT	Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON
PB7	59	I/O	5VT	Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON
воото	60	I		Default: BOOT0
PB8	61	I/O	5VT	Default: PB8 Alternate: I2C0_SCL, TIMER15_CH0
PB9	62	I/O	5VT	Default: PB9 Alternate: I2C0_SDA, IFRP_OUT, TIMER16_CH0, EVENTOUT
Vss	63	Р		Default: Vss
V _{DD}	64	Р		Default: V _{DD}

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.



2.6.2. GD32F130Cx LQFP48 pin definitions

Table 2-4. GD32F130Cx LQFP48 pin definitions

			QΓΓ40	
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
V_{BAT}	1	Р		Default: V _{BAT}
PC13- TAMPER- RTC	2	I/O		Default: PC13 Additional: RTC_TAMP0, RTC_TS, RTC_OUT, WKUP1
PC14- OSC32IN	3	I/O		Default: PC14 Additional: OSC32IN
PC15- OSC32OUT	4	I/O		Default: PC15 Additional: OSC32OUT
PF0-OSCIN	5	I/O	5VT	Default: PF0 Additional: OSCIN
PF1- OSCOUT	6	I/O	5VT	Default: PF1 Additional: OSCOUT
NRST	7	I/O		Default: NRST
Vssa	8	Р		Default: V _{SSA}
V_{DDA}	9	Р		Default: V _{DDA}
PA0-WKUP	10	I/O		Default: PA0 Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, I2C1_SCL ⁽⁵⁾ Additional: ADC_IN0, RTC_TAMP1, WKUP0
PA1	11	I/O		Default: PA1 Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ , TIMER1_CH1, I2C1_SDA ⁽⁵⁾ , EVENTOUT Additional: ADC_IN1
PA2	12	I/O		Default: PA2 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , TIMER1_CH2, TIMER14_CH0 Additional: ADC_IN2
PA3	13	I/O		Default: PA3 Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH3, TIMER14_CH1 Additional: ADC_IN3
PA4	14	I/O		Default: PA4 Alternate: SPI0_NSS, USART0_CK ⁽³⁾ , USART1_CK ⁽⁴⁾ , TIMER13_CH0, SPI1_NSS ⁽⁵⁾ Additional: ADC_IN4
PA5	15	I/O		Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI Additional: ADC_IN5



				02021 10078 2 dtd01100
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PA6	16	I/O		Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT Additional: ADC_IN6
PA7	17	I/O		Default: PA7 Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT Additional: ADC_IN7
PB0	18	I/O		Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX ⁽⁴⁾ , EVENTOUT Additional: ADC_IN8
PB1	19	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK ⁽⁵⁾ Additional: ADC_IN9
PB2	20	I/O	5VT	Default: PB2
PB10	21	I/O	5VT	Default: PB10 Alternate: I2C1_SCL ⁽⁵⁾ , TIMER1_CH2
PB11	22	I/O	5VT	Default: PB11 Alternate: I2C1_SDA ⁽⁵⁾ , TIMER1_CH3, EVENTOUT
Vss	23	Р		Default: Vss
V_{DD}	24	Р		Default: V _{DD}
PB12	25	I/O	5VT	Default: PB12 Alternate: SPI0_NSS ⁽³⁾ , SPI1_NSS ⁽⁵⁾ , TIMER0_BRKIN, I2C1_SMBA ⁽⁵⁾ , EVENTOUT
PB13	26	I/O	5VT	Default: PB13 Alternate: SPI0_SCK ⁽³⁾ , SPI1_SCK ⁽⁵⁾ , TIMER0_CH0_ON
PB14	27	I/O	5VT	Default: PB14 Alternate: SPI0_MISO ⁽³⁾ , SPI1_MISO ⁽⁵⁾ , TIMER0_CH1_ON, TIMER14_CH0
PB15	28	I/O	5VT	Default: PB15 Alternate: SPI0_MOSI ⁽³⁾ , SPI1_MOSI ⁽⁵⁾ , TIMER0_CH2_ON, TIMER14_CH0_ON, TIMER14_CH1 Additional: RTC_REFIN
PA8	29	I/O	5VT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT, USART1_TX ⁽⁴⁾ , EVENTOUT
PA9	30	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, I2C0_SCL
PA10	31	I/O	5VT	Default: PA10



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA
PA11	32	I/O	5VT	Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT
PA12	33	I/O	5VT	Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT
PA13	34	I/O	5VT	Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO ⁽⁵⁾
PF6	35	I/O	5VT	Default: PF6 Alternate: I2C1_SCL ⁽⁵⁾ , I2C0_SCL ⁽⁶⁾
PF7	36	I/O	5VT	Default: PF7 Alternate: I2C1_SDA ⁽⁵⁾ , I2C0_SCL ⁽⁶⁾
PA14	37	I/O		Default: PA14 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK, SPI1_MOSI ⁽⁵⁾
PA15	38	I/O		Default: PA15 Alternate: SPI0_NSS, USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, SPI1_NSS ⁽⁵⁾ , EVENTOUT
PB3	39	I/O	5VT	Default: PB3 Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT
PB4	40	I/O	5VT	Default: PB4 Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT
PB5	41	I/O	5VT	Default: PB5 Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1
PB6	42	I/O	5VT	Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON
PB7	43	I/O	5VT	Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON
воото	44	1		Default: BOOT0
PB8	45	I/O	5VT	Default: PB8 Alternate: I2C0_SCL, TIMER15_CH0,
PB9	46	I/O	5VT	Default: PB9 Alternate: I2C0_SDA, IFRP_OUT, TIMER16_CH0, EVENTOUT
Vss	47	Р		Default: V _{SS}
V _{DD}	48	Р		Default: V _{DD}

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F130C4 devices only.



- (4) Functions are available on GD32F130C8/6 devices.
- (5) Functions are available on GD32F130C8 devices.
- (6) Functions are available on GD32F130C4/6 devices.

2.6.3. GD32F130Kx LQFP32 pin definitions

Table 2-5. GD32F130Kx LQFP32 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O	Functions description
V_{DD}	1	Р		Default: V _{DD}
PF0- OSCIN	2	I/O	5VT	Default: PF0 Additional: OSCIN
PF1- OSCOUT	3	I/O	5VT	Default: PF1 Additional: OSCOUT
NRST	4	I/O		Default: NRST
V _{DDA}	5	Р		Default: V _{DDA}
PA0-WKUP	6	I/O		Default: PA0 Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, I2C1_SCL ⁽⁵⁾ Additional: ADC_IN0, RTC_TAMP1, WKUP0
PA1	7	I/O		Default: PA1 Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ , TIMER1_CH1, I2C1_SDA ⁽⁵⁾ , EVENTOUT Additional: ADC_IN1
PA2	8	I/O		Default: PA2 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , TIMER1_CH2, TIMER14_CH0 Additional: ADC_IN2
PA3	9	I/O		Default: PA3 Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH3, TIMER14_CH1 Additional: ADC_IN3
PA4	10	I/O		Default: PA4 Alternate: SPI0_NSS, USART0_CK ⁽³⁾ , USART1_CK ⁽⁴⁾ , TIMER13_CH0, SPI1_NSS ⁽⁵⁾ Additional: ADC_IN4
PA5	11	I/O		Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI Additional: ADC_IN5
PA6	12	I/O		Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT Additional: ADC_IN6
PA7	13	I/O		Default: PA7



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT
				Additional: ADC_IN7
PB0	14	I/O		Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX ⁽⁴⁾ , EVENTOUT Additional: ADC_IN8
PB1	15	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK ⁽⁵⁾ Additional: ADC_IN9
Vss	16	Р	5VT	Default: Vss
V_{DD}	17	Р		Default: V _{DD}
PA8	18	I/O	5VT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT, USART1_TX ⁽⁴⁾ , EVENTOUT
PA9	19	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, I2C0_SCL
PA10	20	I/O	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA
PA11	21	I/O	5VT	Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT
PA12	22	I/O	5VT	Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT
PA13	23	I/O	5VT	Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO ⁽⁵⁾
PA14	24	I/O	5VT	Default: PA14 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK, SPI1_MOSI ⁽⁵⁾
PA15	25	I/O	5VT	Default: PA15 Alternate: SPI0_NSS, USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, SPI1_NSS ⁽⁵⁾ , EVENTOUT
PB3	26	I/O	5VT	Default: PB3 Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT
PB4	27	I/O	5VT	Default: PB4 Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT
PB5	28	I/O	5VT	Default: PB5 Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1
PB6	29	I/O	5VT	Default: PB6



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON
PB7	30	I/O	5VT	Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON
воото	31	I		Default: BOOT0
Vss	32	Р		Default: Vss

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F130K4 devices only.
- (4) Functions are available on GD32F130K8/6 devices.
- (5) Functions are available on GD32F130K8 devices.

2.6.4. GD32F130Kx QFN32 pin definitions

Table 2-6. GD32F130Kx QFN32 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
V_{DD}	1	Р		Default: V _{DD}
PF0- OSCIN	2	I/O	5VT	Default: PF0 Additional: OSCIN
PF1- OSCOUT	3	I/O	5VT	Default: PF1 Additional: OSCOUT
NRST	4	I/O		Default: NRST
V _{DDA}	5	Р		Default: V _{DDA}
PA0-WKUP	6	I/O		Default: PA0 Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, I2C1_SCL ⁽⁵⁾ Additional: ADC_IN0, RTC_TAMP1, WKUP0
PA1	7	I/O		Default: PA1 Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ , TIMER1_CH1, I2C1_SDA ⁽⁵⁾ , EVENTOUT Additional: ADC_IN1
PA2	8	I/O		Default: PA2 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , TIMER1_CH2, TIMER14_CH0 Additional: ADC_IN2
PA3	9	I/O		Default: PA3



			1	ODSZI ISOXX Datasiiee
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH3, TIMER14_CH1 Additional: ADC IN3
PA4	10	I/O		Default: PA4 Alternate: SPI0_NSS, USART0_CK ⁽³⁾ , USART1_CK ⁽⁴⁾ , TIMER13_CH0, SPI1_NSS ⁽⁵⁾ Additional: ADC_IN4
PA5	11	I/O		Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI Additional: ADC_IN5
PA6	12	I/O		Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT Additional: ADC_IN6
PA7	13	I/O		Default: PA7 Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT Additional: ADC_IN7
PB0	14	I/O		Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX ⁽⁴⁾ , EVENTOUT Additional: ADC_IN8
PB1	15	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK ⁽⁵⁾ Additional: ADC_IN9
PB2	16	I/O	5VT	Default: PB2
V _{DD}	17	Р		Default: V _{DD}
PA8	18	I/O	5VT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT, USART1_TX ⁽⁴⁾ , EVENTOUT
PA9	19	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, I2C0_SCL
PA10	20	I/O	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA
PA11	21	I/O	5VT	Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT
PA12	22	I/O	5VT	Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT
PA13	23	I/O	5VT	Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO(5)





Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PA14	24	I/O	5VT	Default: PA14 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK, SPI1_MOSI ⁽⁵⁾
PA15	25	I/O	5VT	Default: PA15 Alternate: SPI0_NSS, USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, SPI1_NSS ⁽⁵⁾ , EVENTOUT
PB3	26	I/O	5VT	Default: PB3 Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT
PB4	27	I/O	5VT	Default: PB4 Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT
PB5	28	I/O	5VT	Default: PB5 Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1
PB6	29	I/O	5VT	Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON
PB7	30	I/O	5VT	Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON
воото	31	I		Default: BOOT0
PB8	32	I/O	5VT	Default: PB8 Alternate: I2C0_SCL, TIMER15_CH0

- (6) Type: I = input, O = output, P = power.
- (7) I/O Level: 5VT = 5 V tolerant.
- (8) Functions are available on GD32F130K4 devices only.
- (9) Functions are available on GD32F130K8/6 devices.
- (10) Functions are available on GD32F130K8 devices.



2.6.5. GD32F130Gx QFN28 pin definitions

Table 2-7. GD32F130Gx QFN28 pin definitions

	Table 2-7. GD32F130GX QFN26 pill dell'illions					
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description		
воото	1	ı		Default: BOOT0		
PF0- OSCIN	2	I/O	5VT	Default: PF0 Additional: OSCIN		
PF1- OSCOUT	3	I/O	5VT	Default: PF1 Additional: OSCOUT		
NRST	4	I/O		Default: NRST		
V_{DDA}	5	Р		Default: V _{DDA}		
PA0-WKUP	6	I/O		Default: PA0 Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, I2C1_SCL ⁽⁵⁾ Additional: ADC_IN0, RTC_TAMP1, WKUP0		
PA1	7	I/O		Default: PA1 Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ , TIMER1_CH1, I2C1_SDA ⁽⁵⁾ , EVENTOUT Additional: ADC_IN1		
PA2	8	I/O		Default: PA2 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , TIMER1_CH2, TIMER14_CH0 Additional: ADC_IN2		
PA3	9	I/O		Default: PA3 Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH3, TIMER14_CH1 Additional: ADC_IN3		
PA4	10	I/O		Default: PA4 Alternate: SPI0_NSS, USART0_CK ⁽³⁾ , USART1_CK ⁽⁴⁾ , TIMER13_CH0, SPI1_NSS ⁽⁵⁾ Additional: ADC_IN4		
PA5	11	I/O		Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI Additional: ADC_IN5		
PA6	12	I/O		Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT Additional: ADC_IN6		
PA7	13	I/O		Default: PA7 Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT Additional: ADC_IN7		
PB0	14	I/O		Default: PB0		



Pin Name					
PB1	Pin Name	Pins			Functions description
Additional: ADC_IN8					Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX ⁽⁴⁾ ,
Default: PB1					EVENTOUT
PB1					Additional: ADC_IN8
PB1					Default: PB1
SPI1_SCK(®) Additional: ADC_IN9	DD1	15	1/0		Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON,
Vss	'	13	1/0		SPI1_SCK ⁽⁵⁾
PA8					Additional: ADC_IN9
Default: PA8	Vss	16	Р		Default: Vss
PA8	V_{DD}	17	Р		Default: V _{DD}
PA9					Default: PA8
PA9	PA8	18	I/O	5VT	Alternate: USART0_CK, TIMER0_CH0, CK_OUT,
PA9					USART1_TX ⁽⁴⁾ , EVENTOUT
I2CO_SCL					Default: PA9
Default: PA10	PA9	19	I/O	5VT	Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN ,
PA10 20 I/O 5VT Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA PA13 21 I/O 5VT Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO(5) PA14 22 I/O 5VT Alternate: USART0_TX(3), USART1_TX(4), SWCLK, SPI1_MOSI(5) PA15 23 I/O 5VT Alternate: SPI0_NSS, USART0_RX(3), USART1_RX(4), TIMER1_CH0, TIMER1_ETI, SPI1_NSS(5), EVENTOUT PB3 24 I/O 5VT Default: PB3 Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT PB4 25 I/O 5VT Default: PB4 Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT PB5 26 I/O 5VT Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1 PB6 27 I/O 5VT Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON PB7 28 I/O 5VT Default: PB7					I2C0_SCL
I2C0_SDA					Default: PA10
PA13 21 I/O 5VT Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO ⁽⁵⁾ PA14 22 I/O 5VT Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK, SPI1_MOSI ⁽⁵⁾ PA15 23 I/O 5VT Alternate: SPI0_NSS, USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, SPI1_NSS ⁽⁵⁾ , EVENTOUT PB3 24 I/O 5VT Default: PB3 Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT PB4 25 I/O 5VT Default: PB4 Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT PB5 26 I/O 5VT Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1 PB6 27 I/O 5VT Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON PB7 28 I/O 5VT Default: PB7	PA10	20	I/O	5VT	Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN,
PA13 21 I/O 5VT Alternate: IFRP_OUT, SWDIO, SPI1_MISO(5)					I2C0_SDA
Alternate: IFRP_OUT, SWDIO, SPI1_MISO(5)	DA12	21	1/0	5\/T	Default: PA13
PA14 22 I/O 5VT Alternate: USART0_TX(³), USART1_TX(⁴), SWCLK, SPI1_MOSI(⁵) PA15 23 I/O 5VT Default: PA15	1 7 13	21	1/0	371	Alternate: IFRP_OUT, SWDIO, SPI1_MISO(5)
SPI1_MOSI ⁽⁵⁾			22 I/O		Default: PA14
Default: PA15	PA14	22			Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK,
PA15 23 I/O 5VT Alternate: SPI0_NSS, USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, SPI1_NSS ⁽⁵⁾ , EVENTOUT PB3 24 I/O 5VT Default: PB3 Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT PB4 25 I/O 5VT Default: PB4 Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT PB5 26 I/O 5VT Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1 PB6 27 I/O 5VT Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON PB7 28 I/O 5VT Default: PB7					SPI1_MOSI ⁽⁵⁾
TIMER1_CH0, TIMER1_ETI, SPI1_NSS(5), EVENTOUT				5VT	
PB3 24 I/O 5VT Default: PB3 Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT PB4 25 I/O 5VT Default: PB4 Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT PB5 26 I/O 5VT Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1 PB6 27 I/O 5VT Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON PB7 28 I/O 5VT Default: PB7	PA15	23	I/O		_ , _ , _ , _ , ,
PB3 24 I/O 5VT Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT PB4 25 I/O 5VT Default: PB4 Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT Default: PB5 Default: PB5 Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1 PB6 27 I/O 5VT Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON PB7 28 I/O 5VT Default: PB7					
PB4 25 I/O 5VT Default: PB4 Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT PB5 26 I/O 5VT Default: PB5 Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1 PB6 27 I/O 5VT Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON PB7 28 I/O 5VT Default: PB7	PB3	24	I/O	5VT	
PB4 25 I/O 5VT Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT PB5 26 I/O 5VT Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1 PB6 27 I/O 5VT Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON PB7 28 I/O 5VT Default: PB7					
PB5 26 I/O 5VT Default: PB5 Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1 PB6 27 I/O 5VT Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON PB7 28 I/O 5VT Default: PB7	PB4	25	I/O	5VT	
PB5 26 I/O 5VT Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1 PB6 27 I/O 5VT Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON PB7 28 I/O 5VT Default: PB7					
TIMER2_CH1	DD <i>E</i>	26	1/0	E\/T	
PB6 27 I/O 5VT Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON PB7 28 I/O 5VT Default: PB7	L DO	_ ∠0	1/0	371	
PB6 27 I/O 5VT Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON PB7 28 I/O 5VT Default: PB7					
PB7 28 I/O 5VT Default: PB7	PB6	27	I/O	5VT	
PB7 28 I/O 5VT					
	PB7	28	I/O	5VT	Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F130G4 devices only.
- (4) Functions are available on GD32F130G8/6 devices.




(5) Functions are available on GD32F130G8 devices.

2.6.6. GD32F130Fx TSSOP20 pin definitions

Table 2-8. GD32F130Fx TSSOP20 pin definitions

10010 2 01	JUULI	1001 X	0001 2	o pin dennitions
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
воото	1	I		Default: BOOT0
PF0- OSCIN	2	I/O	5VT	Default: PF0 Additional: OSCIN
PF1- OSCOUT	3	I/O	5VT	Default: PF1 Additional: OSCOUT
NRST	4	I/O		Default: NRST
V _{DDA}	5	Р		Default: V _{DDA}
PA0-WKUP	6	I/O		Default: PA0 Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, I2C1_SCL ⁽⁵⁾ Additional: ADC_IN0, RTC_TAMP1, WKUP0
PA1	7	I/O		Default: PA1 Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ , TIMER1_CH1, I2C1_SDA ⁽⁵⁾ , EVENTOUT Additional: ADC_IN1
PA2	8	I/O		Default: PA2 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , TIMER1_CH2, TIMER14_CH0 Additional: ADC_IN2
PA3	9	I/O		Default: PA3 Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH3, TIMER14_CH1 Additional: ADC_IN3
PA4	10	I/O		Default: PA4 Alternate: SPI0_NSS, USART0_CK ⁽³⁾ , USART1_CK ⁽⁴⁾ , TIMER13_CH0, SPI1_NSS ⁽⁵⁾ Additional: ADC_IN4
PA5	11	I/O		Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI Additional: ADC_IN5
PA6	12	I/O		Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT Additional: ADC_IN6
PA7	13	I/O		Default: PA7 Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0,





Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT
				Additional: ADC_IN7
PB1	14	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK ⁽⁵⁾ Additional: ADC_IN9
Vss	15	Р		Default: Vss
V _{DD}	16	Р		Default: V _{DD}
PA9	17	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, I2C0_SCL
PA10	18	I/O	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA
PA13	19	I/O	5VT	Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO ⁽⁵⁾
PA14	20	I/O	5VT	Default: PA14 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK, SPI1_MOSI ⁽⁵⁾

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F130F4 devices only.
- (4) Functions are available on GD32F130F8/6 devices.
- (5) Functions are available on GD32F130F8 devices.



2.6.7. GD32F130xx pin alternate functions

Table 2-9. Port A alternate functions summary

Pin	2-3. For A alternate functions summary						
Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6
		USART0_CTS(
PA0		1)	TIMER1_CH0 TIMER1_ETI				
		USART1_CTS(I2C1_SCL(3)		
		2)					
		USART0_RTS(
PA1	EVENTOUT	1)	TIMER1_CH1		I2C1_SDA ⁽³⁾		
		USART1_RTS(
		2)					
PA2	TIMER14_C	USART0_TX ⁽¹⁾	ITIMER1 CH2				
PAZ	H0	USART1_TX ⁽²⁾					
РΔЗ	TIMER14_C	USART0_RX ⁽¹⁾	TIMER1_CH3				
PA3	H1	USART1_RX(2)	TIMENT_ONS				
PA4	SPI0_NSS	USART0_CK ⁽¹⁾			TIMER13_C		SPI1_NSS(
1 74		USART1_CK(2)			H0		3)
PA5	SPI0_SCK		TIMER1_CH0				
FAS			TIMER1_ETI				
PA6	SPI0_MISO	TIMER2_CH0	TIMER0_BRK			TIMER15_C	EVENTOU
PAG			IN			H0	Т
PA7	SPI0_MOSI	TIMER2_CH1	TIMER0_CH0		TIMER13_C	TIMER16_C	EVENTOU
			_ON		H0	H0	Т
PA8	CK_OUT	USARTO_CK	TIMER0_CH0	EVENT	USART1_T		
1 70				OUT	X ⁽²⁾		
PA9	TIMER14_B	USART0_TX	TIMER0_CH1		I2C0_SCL		
	RKIN						
PA10	TIMER16_B RKIN	USART0_RX	TIMER0_CH2		I2C0_SDA		
PA11	EVENTOUT	USART0_CTS	TIMER0_CH3				
PA12	EVENTOUT	USART0_RTS	TIMER0_ETI				
PA13	SWDIO	SWDIO IFRP_OUT					SPI1_MIS
							O(3)
PA14	SWCLK	USART0_TX ⁽¹⁾					SPI1_MOS
		USART1_TX ⁽²⁾					 (3)
PA15	SPI0_NSS	USART0_RX ⁽¹⁾	TIMER1_CH0	EVENT			SPI1_NSS(
		USART1_RX(2)	TIMER1_ETI	OUT			3)

- (1) Functions are available on GD32F130x4 devices only.
- (2) Functions are available on GD32F130x8/6 devices.
- (3) Functions are available on GD32F130x8 devices.



Table 2-10. Port B alternate functions summary

Table 2-10. Port B alternate functions summary								
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	
PB0	EVENTOU	TIMER2_CH	TIMER0_CH1_		110 A D.T.(. D.V.(2)			
	Т	2	ON		USART1_RX ⁽²⁾			
PB1	TIMER13_	TIMER2_CH	TIMER0_CH2_				SPI1_SCK	
	CH0	3	ON				(3)	
PB2								
PB3	SPI0_SCK	EVETOUT	TIMER1_CH1					
PB4	SPI0_MIS O	TIMER2_CH 0	EVENTOUT					
	SPI0_MO	TIMER2_CH	TIMER15_BRKI					
PB5	SI	1	N	I2C0_SMBA				
DDC	USART0_	1000 001	TIMER15_CH0_					
PB6	TX	I2C0_SCL	ON					
PB7	USART0_	I2C0_SDA	TIMER16_CH0_					
	RX		ON					
PB8		I2C0_SCL	TIMER15_CH0					
PB9	IFRP_OUT	I2C0_SDA	TIMER16_CH0	EVENTOUT				
PB10		I2C1_SCL ⁽³⁾	TIMER1_CH2					
PB11	EVENTOU T	I2C1_SDA ⁽³⁾	TIMER1_CH3					
PB12	SPI0_NSS (1) SPI1_NSS (3)	EVENTOUT	TIMER0_BRKIN		I2C1_SMBA ⁽³⁾			
PB13	SPI0_SCK (1) SPI1_SCK (3)		TIMERO_CHO_ ON					
PB14	SPI0_MIS O(1) SPI1_MIS O(3)	TIMER14_C H0	TIMER0_CH1_ ON					
PB15	SPI0_MO SI ⁽¹⁾ SPI1_MO SI ⁽³⁾	TIMER14_C H1	TIMER0_CH2_ ON	TIMER14_C H0_ON				

- (1) Functions are available on GD32F130x4 devices only.
- (2) Functions are available on GD32F130x8/6 devices.
- (3) Functions are available on GD32F130x8 devices.



Table 2-11. Port C & D & F alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6
PC0	EVENTOUT						
PC1	EVENTOUT						
PC2	EVENTOUT						
PC3	EVENTOUT						
PC4	EVENTOUT						
PC6	TIMER2_CH0						
PC7	TIMER2_CH1						
PC8	TIMER2_CH2						
PC9	TIMER2_CH3						
PD2	TIMER2_ETI						
PF4	SPI1_NSS,EV						
PF4	ENTOUT						
PF5	EVENTOUT						
PF6	I2C0_SCL ⁽¹⁾						
	I2C1_SCL ⁽²⁾						
PF7	I2C0_SDA ⁽¹⁾						
	I2C1_SDA ⁽²⁾						

- (1) Functions are available on GD32F130x4/6 devices.
- (2) Functions are available on GD32F130x8 devices only.



3. Functional description

3.1. ARM® Cortex®-M3 core

The Cortex®-M3 processor is the latest generation of ARM® processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

- 32-bit ARM® Cortex®-M3 processor core
- Up to 72 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M3 processor is based on the ARMv7 architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M3:

- Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)

3.2. On-chip memory

- Up to 64 Kbytes of Flash memory
- Up to 8 Kbytes of SRAM with hardware parity checking

The ARM® Cortex®-M3 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 64 Kbytes of inner Flash and 8 Kbytes of inner SRAM at most is available for storing programs and data, both accessed (R/W) at CPU clock speed with zero wait states. The <u>Table 2-2. GD32F130xx memory map</u> shows the memory map of the GD32F130xx series of devices, including code, SRAM, peripheral, and other pre-defined regions.

3.3. Clock, reset and supply management

- Internal 8 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator



- Integrated system clock PLL
- 2.6 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include speed internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the AHB and two APB domains is 72 MHz. See <u>Figure</u> 2-8. GD32F130xx clock tree for details on the clock tree.

GD32F1x0 Reset Control includes the control of three kinds of reset: power reset, system reset and backup domain reset. A system reset resets the processor core and peripheral IP components with the exception of the SW-DP controller and the Backup domain. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 2.6 V and down to 1.8V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a wake up message for leading the MCU into security.

Power supply schemes:

- V_{DD} range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{BAT} range: 1.8 to 3.6 V, power supply for RTC, external clock 32 KHz oscillator and backup registers (through power switch) when V_{DD} is not present.

3.4. Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main Flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

In default condition, boot from main Flash memory is selected. The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0 (PA9 and PA10) or USART1 (PA2 and PA3, PA14 and PA15).

3.5. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance



between the CPU operating time, speed and power consumption.

■ Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

■ Deep-sleep mode

In deep-sleep mode, all clocks in the 1.2V domain are off, and all of the high speed crystal oscillator (IRC8M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, the LVD output, the RTC tamper and Timestamp, the USARTO wakeup and the CEC wakeup. When exiting the deep-sleep mode, the IRC8M is selected as the system clock.

■ Standby mode

In standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC8M, HXTAL and PLL are disabled. The contents of SRAM and registers (except Backup registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC alarm, the FWDGT reset, and the rising edge on WKUP pin.

3.6. Analog to digital converter (ADC)

- 12-bit SAR ADC engine with up to 1 MSPS conversion rate
- Input voltage range: V_{SSA} to V_{DDA} (2.6 to 3.6 V)
- Temperature sensor

One 12-bit 1 μ s multi-channel ADCs are integrated in the device. It is a total of up to 16 multiplexed external channels and 3 internal channels for temperature sensor, voltage reference, V_{BAT} voltage measurement. The conversion range is between 2.6 V < V_{DDA} < 3.6 V. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block of analog inputs also can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced usages. The ADC can be triggered from the events generated by the general timers (TIMERx=1,2,14) and the advanced timers (TIMER0) with internal connection.

The temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage into a digital value. Each device is factory-calibrated to improve the accuracy and the calibration data are stored in the system memory area.

3.7. DMA

- 7 channel DMA controller
- Peripherals supported: Timers, ADC, SPIs, I2Cs, USARTs



The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory.

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

3.8. General-purpose inputs/outputs (GPIOs)

- Up to 55 fast GPIOs, all mappable on 16 external interrupt lines
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 55 general purpose I/O pins (GPIO) in GD32F130xx, named PA0 ~ PA15 and PB0 ~ PB15, PC0 ~ PC15, PD2, PF0, PF1, PF4-PF7 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/event controller (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (pushpull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.

3.9. Timers and PWM generation

- One 16-bit advanced timer (TIMER0), one 32-bit general timer (TIMER1), five 16-bit general timers (TIMER2, TIMER13 ~ TIMER16)
- Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (free watchdog timer and window watchdog timer)

The advanced timer (TIMER0) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 4 independent channels can be used for input capture, compare match output, generation of PWM waveform (edge-aligned and center-aligned Mode) and single pulse mode output. If configured as a general 16-bit timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other



general timers together which have the same architecture and features.

The general timer can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER2 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER13 ~ TIMER16 is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. The general timer also supports an encoder interface with two inputs using quadrature decoder.

The GD32F130xx have two watchdog peripherals, free watchdog timer and window watchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-bit prescaler, It is clocked from an independent 40 KHz internal RC and as it operates independently of the main clock, it can operate in stop and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog timer is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wake up interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. The features are shown below:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.10. Real time clock (RTC)

- Independent binary-coded decimal (BCD) format timer/counter with five 32-bit backup registers
- Calendar with subsecond, seconds, minutes, hours, week day, date, year and month automatically correction
- Alarm function with wake up from deep-sleep and standby mode capability
- On-the-fly correction for synchronization with master clock. Digital calibration with 1 ppm resolution for compensation of quartz crystal inaccuracy

The real time clock is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 KHz from



external crystal oscillator.

3.11. Inter-integrated circuit (I2C)

- Up to two I2Cs bus interfaces can support both master and slave mode with a frequency up to 400 KHz
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides transfer rate of up to 100 KHz in standard mode and up to 400 KHz in fast mode. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

3.12. Serial peripheral interface (SPI)

- Up to two SPIs interfaces with a frequency of up to 18 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking.

3.13. Universal synchronous asynchronous receiver transmitter (USART)

- Up to two USARTs with operating frequency up to 9 MHz
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface

The USART (USART0, USART1) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous



transfer. It is also commonly used for RS-232 standard communication. The USART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver. The USART also supports DMA function for high speed data communication.

3.14. Debug mode

■ Serial wire JTAG debug port (SWJ-DP)

The ARM® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

3.15. Package and operation temperature

- LQFP64 (GD32F130Rx), LQFP48 (GD32F130Cx), LQFP32 (GD32F130Kx), QFN32 (GD32F130Kx), QFN28 (GD32F130Gx) and TSSOP20 (GD32F130Fx)
- Operation temperature range: -40°C to +85°C (industrial level)



4. Electrical characteristics

4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings

Symbol	Parameter	Min	Max	Unit
V_{DD}	External voltage range	Vss - 0.3	V _{SS} + 3.6	V
V _{DDA}	External analog supply voltage	Vssa - 0.3	V _{SSA} + 3.6	V
VBAT	External battery supply voltage	Vss - 0.3	Vss + 3.6	V
V _{IN}	Input voltage on 5V tolerant pin	Vss - 0.3	V _{DD} + 4.0	V
VIN	Input voltage on other I/O	Vss - 0.3	4.0	V
lio	Maximum current for GPIO pins	_	25	mA
TA	Operating temperature range	-40	+85	°C
T _{STG}	Storage temperature range	-55	+150	°C
TJ	Maximum junction temperature	_	125	°C

4.2. Recommended DC characteristics

Table 4-2. DC operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DD}	Supply voltage	_	2.6	3.3	3.6	V
V _{DDA}	Analog supply voltage	Same as V _{DD}	2.6	3.3	3.6	٧
V _{BAT}	Battery supply voltage	_	1.8	_	3.6	V



4.3. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-3. Power consumption characteristics

Symbol	Parameter	meter Conditions		Тур	Max	Unit
		V _{DD} =V _{BAT} =3.3V, HXTAL=8MHz, System	_	17.26		mΔ
		clock=48 MHz, All peripherals enabled		17.20		1117 \
		V _{DD} =V _{BAT} =3.3V, HXTAL=8MHz, System clock	_	12.23	_	mΔ
	Supply current	=48 MHz, All peripherals disabled		12.20		1117 (
	(Run mode)	V _{DD} =V _{BAT} =3.3V, HXTAL=8MHz, System clock		9.26	_	mA
		=24 MHz, All peripherals enabled		0.20		, \
		V _{DD} =V _{BAT} =3.3V, HXTAL=8MHz, System Clock	_	6.75	_	mA
		=24 MHz, All peripherals disabled		00		
		V _{DD} =V _{BAT} =3.3V, HXTAL=8MHz, CPU clock off,			— мл — мл — мл — мл — мл — мл — ил — и	
		System clock =48 MHz, All peripherals	_	9.76	_	mΑ
	Supply current	enabled				
I _{DD}	(Sleep mode)	V _{DD} =V _{BAT} =3.3V, HXTAL=8MHz, CPU clock off,				
.55		System clock =48 MHz, All peripherals	_	3.89	_	mΑ
		disabled				
	Supply current	V _{DD} =V _{BAT} =3.3V, Regulator in run mode,	_	155.14	_	uА
	(Deep-Sleep	IRC40K on, RTC on, All GPIOs analog mode				P
	mode)	V _{DD} =V _{BAT} =3.3V, Regulator in low power mode,	_	143.17	_	uА
		IRC40K on, RTC on, All GPIOs analog mode				P* -
		V _{DD} =V _{BAT} =3.3V, LXTAL off, IRC40K on, RTC	_	7.38	_	uА
	Supply current	on				F-
	(Standby	V _{DD} =V _{BAT} =3.3V, LXTAL off, IRC40K on, RTC	_	6.94	_	μΑ
	mode)	off				'
	,	V _{DD} =V _{BAT} =3.3V, LXTAL off, IRC40K off, RTC	_	5.74	_	μΑ
		off				'
		V _{DD} not available, V _{BAT} =3.6 V, LXTAL on with	_	3.08	_	μΑ
		external crystal, RTC on, Higher driving				•
		V _{DD} not available, V _{BAT} =3.3 V, LXTAL on with	_	2.78	_	μΑ
		external crystal, RTC on, Higher driving				
		V _{DD} not available, V _{BAT} =2.6 V, LXTAL on with	_	2.12	_	μΑ
I _{BAT}	Battery supply	external crystal, RTC on, Higher driving				•
	current	V_{DD} not available, V_{BAT} =3.6 V, LXTAL on with	_	1.37	_	μΑ
		external crystal, RTC on, Lower driving				•
		V_{DD} not available, V_{BAT} =3.3 V, LXTAL on with	_	1.25	_	μΑ
		external crystal, RTC on, Lower driving				-
		V_{DD} not available, V_{BAT} =2.6 V, LXTAL on with	_	1.05	_	μΑ
		external crystal, RTC on, Lower driving				•



4.4. EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in the <u>Table 4-4. EMS characteristics</u>, based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 4-4. EMS characteristics

Symbol	Parameter	Conditions	Level/Class
\/	Voltage applied to all device pins to	V _{DD} = 3.3 V, T _A = +25 °C	3B
V _{ESD}	induce a functional disturbance	conforms to IEC 61000-4-2	ЗБ
	Fast transient voltage burst applied to	V 22 V T. 125 %C	
V _{FTB}	induce a functional disturbance through	V _{DD} = 3.3 V, T _A = +25 °C	4A
	100 pF on V _{DD} and V _{SS} pins	conforms to IEC 61000-4-4	

EMI (Electromagnetic Interference) emission testing result is given in the <u>Table 4-5. EMI</u> <u>characteristics</u>, compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 4-5. EMI characteristics

Symbol	Parameter	Conditions	Tested	Cond	ditions	Unit
			frequency band	24M	48M	
V	$V_{DD} = 3.3 \text{ V},$	0.1 to 2 MHz	<0	<0		
		$T_A = +25 ^{\circ}\text{C},$	2 to 30 MHz	-3.9	-2.8	
S _{ЕМІ}	Peak level	compliant with IEC	30 to 130 MHz	-7.2	-8	dΒμV
		61967-2	130 MHz to 1GHz	-7	-7	

4.5. Power supply supervisor characteristics

Table 4-6. Power supply supervisor characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{POR}	Power on reset threshold		2.32	2.40	2.48	V
V _{PDR}	Power down reset threshold	PDR_S=0	2.27	2.35	2.43	V
V _H YST	PDR hysteresis	- PDR_5=0	_	0.05		٧
T _{RSTTEMP}	Reset temporization		_	2	_	ms
V _{POR}	Power on reset threshold		2.32	2.40	2.48	٧
V _{PDR}	Power down reset threshold	DDD C_1	1.72	1.80	1.88	٧
V _H YST	PDR hysteresis	PDR_S=1		0.6		٧
T _{RSTTEMP}	Reset temporization		_	2	_	ms



4.6. Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 4-7. ESD characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Electrostatic discharge				5000	V
VESD(HBM)	voltage (human body model)	A114	_	_	3000	V
V	Electrostatic discharge	T _A =25 °C;			F00	\/
VESD(CDM)	voltage (charge device model)	JESD22-C101		_	500	V

Table 4-8. Static latch-up characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
111	I-test	T. 25 °C. IFCD70	_	_	±100	mA
LU	V _{supply} over voltage	T _A =25 °C; JESD78	_	_	5.4	V

4.7. External clock characteristics

Table 4-9. High speed crystal oscillator (HXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fHXTAL	High Speed crystal oscillator	V _{DD} =3.3V	4	8	32	MHz
THXTAL	(HXTAL) frequency	V DD=3.3 V	4	0	32	IVII IZ
Chxtal	Recommended load capacitance on			20	30	5 E
	OSCIN and OSCOUT	_	_	20	30	pF
	Recommended external feedback					
RFHXTAL	resistor between XTALIN and	_	_	200	_	ΚΩ
	XTALOUT					
DHXTAL	HXTAL oscillator duty cycle	_	48	50	52	%
IDDHXTAL	HXTAL oscillator operating current	V _{DD} =3.3V, T _A =25°C		1.4	_	μΑ
tsuhxtal	HXTAL oscillator startup time	V _{DD} =3.3V, T _A =25°C		2	_	ms



Table 4-10. Low speed crystal oscillator (LXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
flxtal	Low Speed crystal oscillator (LXTAL) frequency	V _{DD} =V _{BAT} =3.3V	_	32.768	1000	KHz
CLXTAL	Recommended load capacitance on OSC32IN and OSC32OUT		_		15	pF
DLXTAL	LXTAL oscillator duty cycle	_	48	50	52	%
IDDLXTAL	LXTAL oscillator operating current	V _{DD} =V _{BAT} =3.3V	_	1.4	_	μΑ
tsulxtal	LXTAL oscillator startup time	V _{DD} =V _{BAT} =3.3V	_	3	_	S

4.8. Internal clock characteristics

Table 4-11. Internal 8 MHz RC oscillator (IRC8M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{IRC8M}	Internal 8 MHz RC oscillator	Vpp=3.3V		8		MHz
TIRC8M	(IRC8M) frequency	V DD=3.3 V		O		IVII IZ
	IDCOM appillator Fraguency	V _{DD} =3.3V, T _A =-40°C ~+105°C	-2.5	_	+1.5	%
ACC _{IRC8M}	IRC8M oscillator Frequency accuracy, Factory-trimmed	V _{DD} =3.3V, T _A =0°C ~ +85°C	-1.2	_	+1.2	%
	accuracy, Factory-trimineu	V _{DD} =3.3V, T _A =25°C	-1	_	+1	⊦ 1 %
DIRC8M	IRC8M oscillator duty cycle	V _{DD} =3.3V, f _{IRC8M} =8MHz	48	50	52	%
lana	IRC8M oscillator operating	V _{DD} =3.3V, f _{IRC8M} =8MHz		80	100	
IDDIRC8M	current	VUU=3.3 V, IIRC8M=OIVIMZ		80	100	μΑ
t _{SUIRC8M}	IRC8M oscillator startup time	V _{DD} =3.3V, f _{IRC8M} =8MHz	1	_	2	us

Table 4-12. Internal 40KHz RC oscillator (IRC40K) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
firc40K	Internal 40KHz RC oscillator	$V_{DD}=V_{BAT}=3.3V$,	30	40	60	KHz
	(IRC40K) frequency	T _A =-40°C ~ +85°C	30	40	60	NΠZ
	IRC40K oscillator operating	V V 2 2V T- 25°C		4	2	
IDDIRC40K	current	V _{DD} =V _{BAT} =3.3V, T _A =25°C		I	2	μΑ
4	IRC40K oscillator startup	V V 2 2 V T- 25°C			90	
tsuirc40K	time	V _{DD} =V _{BAT} =3.3V, T _A =25°C		_	80	μs



4.9. PLL characteristics

Table 4-13. PLL characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN}	PLL input clock frequency		1	8	25	MHz
f _{PLL}	PLL output clock frequency		16	_	72	MHz
tLOCK	PLL lock time		_		200	μs
Jitter _{PLL}	Cycle to cycle Jitter				300	ps

4.10. Memory characteristics

Table 4-14. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Number of guaranteed					
PEcyc	program /erase cycles	$T_A = -40^{\circ}C \sim +85^{\circ}C$	100	_	_	kcycles
	before failure (Endurance)					
t _{RET}	Data retention time	T _A =125°C	20	_	_	years
t _{PROG}	Word programming time	T _A =-40°C ~ +85°C	200	_	400	us
terase	Page erase time	T _A =-40°C ~ +85°C	60	100	450	ms
tmerase	Mass erase time	T _A =-40°C ~ +85°C	3.2	_	9.6	S

4.11. **GPIO** characteristics

Table 4-15. I/O port characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Standard IO Low level	Vpp=2.6V	-0.3		0.95	V
VIL	input voltage	VDD=2.6V	-0.3	_	0.95	V
VIL	5V-tolerant IO Low level	Vpp=2.6V	-0.3		0.9	V
	input voltage	VDD=2.0V	-0.3		0.9	V
	Standard IO High level	V _{DD} =2.6V	1.2		4.0	V
VIH	input voltage	VDD=2.0V	1.2	_	4.0	V
VIH	5V-tolerant IO High level	Vpp=2.6V	1.5		5.5	V
	input voltage	VDD=2.6V	1.5	_	5.5	V
Vol	Low level output voltage	V _{DD} =2.6V	_	_	0.2	V
V _{OH}	High level output voltage	V _{DD} =2.6V	2.3	_	_	V
R _{PU}	Internal pull-up resistor	V _{IN} =V _{SS}	30	40	50	kΩ
R _{PD}	Internal pull-down resistor	V _{IN} =V _{DD}	30	40	50	kΩ



4.12. ADC characteristics

Table 4-16. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DDA}	Operating voltage		2.6	3.3	3.6	V
VIN	ADC input voltage range		0	_	V_{DDA}	V
f _{ADC}	ADC clock		0.6	_	14	MHz
fs	Sampling rate		_	_	1	MHz
fadcconv	ADC conversion time	f _{ADC} =14MHz	1	_	18	μs
R _{ADC}	Input sampling switch				0.2	kΩ
NADC	resistance			_	0.2	K22
CADC	Input sampling capacitance	No pin/pad capacitance		32		pF
CADC	input sampling capacitance	included		32		рΓ
tsu	Startup time		_	_	1	μs

4.13. SPI characteristics

Table 4-17. Standard SPI characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency		_	_	18	MHz
tsck(H)	SCK clock high time		19	_	_	ns
t _{SCK(L)}	SCK clock low time		19	_	_	ns
		SPI master mode				
tv(MO)	Data output valid time		_	_	25	ns
t _{H(MO)}	Data output hold time		2	_	_	ns
t _{SU(MI)}	Data input setup time		5	_	_	ns
t _{H(MI)}	Data input hold time		5	_	_	ns
		SPI slave mode				
$t_{\text{SU(NSS)}}$	NSS enable setup time	f _{PCLK} =54MHz	74	_	_	ns
t _{H(NSS)}	NSS enable hold time	f _{PCLK} =54MHz	37	_	_	ns
t _{A(SO)}	Data output access time	f _{PCLK} =54MHz	0	_	55	ns
t _{DIS(SO)}	Data output disable time		3	_	10	ns
tv(so)	Data output valid time		_	_	25	ns
t _{H(SO)}	Data output hold time		15	_	_	ns
tsu(si)	Data input setup time		5	_	_	ns
t _{H(SI)}	Data input hold time		4	_	_	ns



4.14. I2C characteristics

Table 4-18. I2C characteristics

Cumbal	mbol Parameter Conditions		Standar	d mode	Fast r	I Init	
Symbol	Parameter	Conditions	Min	Max	Min	Max	Unit
f _{SCL}	SCL clock frequency		0	100	0	400	KHz
t _{SCL(H)}	SCL clock high time		4.0	_	0.6	_	ns
t _{SCL(L)}	SCL clock low time		4.7	_	1.3	_	ns



5. Package information

5.1. TSSOP package outline dimensions

Figure 5-1. TSSOP package outline




Table 5-1. TSSOP20 package dimensions

Symbol	Dimensions (mm)			Symbol	Dimensions (mm)			
Symbol	Min	Тур	Max	Symbol	Min	Тур	Max	
Α	-	-	1.2	c1	0.09	-	0.16	
A1	0.05	-	1.15	D	6.4	6.5	6.6	
A2	0.80	1.00	1.05	E1	4.3	4.4	4.5	
b	0.19	-	0.30	E		6.40		
B1	0.19	0.22	0.25	е	0.65			
С	0.09	-	0.20	L	0.45	0.6	0.75	



5.2. QFN package outline dimensions

Figure 5-2. QFN package outline






Table 5-2. QFN package dimensions

Cumbal		QFN28			QFN32	
Symbol	Min	Тур	Max	Min	Тур	Max
А	0.8	0.85	0.9	0.8	0.85	0.9
A1	0	0.035	0.05	0	0.035	0.05
A2	-	0.65	0.67	-	0.65	0.67
A3	-	0.203	-	-	0.203	-
D	-	4.0	-	-	5.0	-
Е	-	4.0	-	1	5.0	-
D1	2.7	2.8	2.9	3.4	3.5	3.6
E1	2.7	2.8	2.9	3.4	3.5	3.6
L	0.25	0.35	0.45	0.3	0.4	0.5
е		0.4		0.5		
b	0.15	0.2	0.25	0.2	0.25	0.3

(Original dimensions are in millimeters)



5.3. LQFP package outline dimensions

Figure 5-3. LQFP package outline






Table 5-3. LQFP package dimensions

0		LQFP32			LQFP48			LQFP64	
Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max
А	-	-	1.60	-	-	1.50	-	-	1.60
A1	0.05	-	0.25	0.05	-	0.15	0.05	-	0.15
A2	1.35	1.40	1.45	0.95	1.00	1.35	1.35	1.40	1.45
D	-	9.00	-	ı	9.00	ı	-	12.00	-
D1	-	7.00	-	ı	7.00	ı	-	10.00	-
Е	-	9.00	-	ı	9.00	ı	-	12.00	-
E1	-	7.00	-	ı	7.00	ı	-	10.00	-
R1	0.08	-	-	0.08	-	ı	0.08	-	-
R2	0.08	-	0.20	0.08	-	0.20	0.08	-	0.20
θ	0°	3.5°	7°	0°	3.5°	7°	0°	3.5°	7°
θ1	0°	-	-	0°	-	ı	0°	-	-
θ2	11°	12°	13°	11°	12°	13°	11°	12°	13°
θ3	11°	12°	13°	11°	12°	13°	11°	12°	13°
С	0.09	-	0.20	0.09	-	0.20	0.09	-	0.20
L	0.45	0.60	0.75	0.45	0.60	0.75	0.45	0.60	0.75
L1	-	1.00	-	-	1.00	-	-	1.00	-
S	0.20	-	-	0.20	-	ı	0.20	-	-
b	0.17	0.22	0.27	0.17	0.22	0.27	0.17	0.20	0.27
е	-	0.50	-	-	0.50	-	-	0.50	-
D2	-	5.50	-	-	5.50	-	-	7.50	-
E2	-	5.50	-	ı	5.50	ı	-	7.50	-
aaa		0.20			0.20		0.20		
bbb		0.20			0.20			0.20	
CCC		0.08			0.08			0.08	

(Original dimensions are in millimeters)



6. Ordering information

Table 6-1. Part ordering code for GD32F130xx devices

Ordering code	Flash (KB)	Package	Package type	Temperature operating range
GD32F130F4P6	16	TSSOP20	Green	Industrial
GD321 1301 41 0	10	10001 20	Oreen	-40°C to +85°C
GD32F130F6P6	32	TSSOP20	Green	Industrial
			0.00	-40°C to +85°C
GD32F130F8P6	64	TSSOP20	Green	Industrial
	-			-40°C to +85°C
GD32F130G4U6	16	QFN28	Green	Industrial
				-40°C to +85°C
GD32F130G6U6	32	QFN28	Green	Industrial
				-40°C to +85°C
GD32F130G8U6	64	QFN28	Green	Industrial
				-40°C to +85°C
GD32F130K4U6	16	QFN32	Green	Industrial
				-40°C to +85°C
GD32F130K6U6	32	QFN32	Green	Industrial
				-40°C to +85°C Industrial
GD32F130K8U6	64	QFN32	Green	-40°C to +85°C
				Industrial
GD32F130K4T6	16	LQFP32	Green	-40°C to +85°C
				Industrial
GD32F130K6T6	32	LQFP32	Green	-40°C to +85°C
				Industrial
GD32F130K8T6	64	LQFP32	Green	-40°C to +85°C
000054000470	40	1.05040		Industrial
GD32F130C4T6	16	LQFP48	Green	-40°C to +85°C
CD20E420CCT2	20	LOED40	Creer	Industrial
GD32F130C6T6	32	LQFP48	Green	-40°C to +85°C
GD32F130C8T6	64	LQFP48	Green	Industrial
GD32F130C010	04	LQFF40	Gieen	-40°C to +85°C
GD32F130R8T6	64	LQFP64	Green	Industrial
GD021 1001(010	07	LQIIOT	Green	-40°C to +85°C



7. Revision history

Table 7-1. Revision history

Revision No.	Description	Date
1.0	Initial Release	Mar.8, 2014
1.1	Characteristics values updated in <u>Table 4-3. Power</u> <u>consumption characteristics</u>	Oct.20, 2014
2.0	Characteristics of QFN32 package added in <u>Table 2-3.</u> <u>GD32F130R8 LQFP64 pin definitions</u> and <u>Table 5-2. QFN</u> <u>package dimensions</u>	Jan 15, 2015
2.1	Characteristics of TSSOP20 package added in <u>Table 2-1.</u> <u>GD32F130xx devices features and peripheral list</u>	Apr 24, 2016
3.0	Adapt To New Name Convention	Jan.24, 2018
3.1	Add LQFP32 Package	Apr.24, 2018