


STM32L071x8 STM32L071xB STM32L071xZ

Access line ultra-low-power 32-bit MCU Arm[®]-based Cortex[®]-M0+, up to 192KB Flash, 20KB SRAM, 6KB EEPROM, ADC

Datasheet - production data

Features

- Ultra-low-power platform
 - 1.65 V to 3.6 V power supply
 - -40 to 125 °C temperature range
 - 0.29 µA Standby mode (3 wakeup pins)
 - 0.43 µA Stop mode (16 wakeup lines)
 - 0.86 µA Stop mode + RTC + 20-Kbyte RAM retention
 - Down to 93 μA/MHz in Run mode
 - 5 µs wakeup time (from Flash memory)
 - 41 μA 12-bit ADC conversion at 10 ksps
- Core: Arm[®] 32-bit Cortex[®]-M0+ with MPU
 - From 32 kHz up to 32 MHz max.
 - 110111 32 K112 up to 32 W1112 1118
 - 0.95 DMIPS/MHz
- Memories
 - Up to 192-Kbyte Flash memory with ECC(2 banks with read-while-write capability)
 - 20 -Kbyte RAM
 - 6 Kbytes of data EEPROM with ECC
 - 20-byte backup register
 - Sector protection against R/W operation
- Up to 84 fast I/Os (78 I/Os 5V tolerant)
- Reset and supply management
 - Ultra-safe, low-power BOR (brownout reset) with 5 selectable thresholds
 - Ultra-low-power POR/PDR
 - Programmable voltage detector (PVD)
- Clock sources
 - 1 to 25 MHz crystal oscillator
 - 32 kHz oscillator for RTC with calibration
 - High speed internal 16 MHz factory-trimmed RC (+/- 1%)
 - Internal low-power 37 kHz RC
 - Internal multispeed low-power 65 kHz to 4.2 MHz RC
 - PLL for CPU clock
- Pre-programmed bootloader
 - USART, I2C, SPI supported
- Development support
 - Serial wire debug supported



- Rich Analog peripherals
 - 12-bit ADC 1.14 Msps up to 16 channels (down to 1.65 V)
 - 2x ultra-low-power comparators (window mode and wake up capability, down to 1.65 V)
- 7-channel DMA controller, supporting ADC, SPI, I2C, USART, Timers
- Up to 10x peripheral communication interfaces
 - 4x USART (2 with ISO 7816, IrDA), 1x UART (low power)
 - Up to 6x SPI 16 Mbits/s
 - 3x I2C (2 with SMBus/PMBus)
- 11x timers: 2x 16-bit with up to 4 channels, 2x 16-bit with up to 2 channels, 1x 16-bit ultra-low-power timer, 1x SysTick, 1x RTC, 2x 16-bit basic, and 2x watchdogs (independent/window)
- · CRC calculation unit, 96-bit unique ID
- All packages are ECOPACK2

Table 1. Device summary

Reference	Part number			
STM32L071x8	STM32L071V8, STM32L071K8, STM32L071C8			
STM32L071xB	STM32L071VB, STM32L071RB, STM32L071CB, STM32L071KB			
STM32L071xZ	STM32L071VZ, STM32L071RZ, STM32L071CZ, STM32L071KZ			

Contents STM32L071xx

Contents

1	Intro	duction	10
2	Desc	ription	11
	2.1	Device overview	12
	2.2	Ultra-low-power device continuum	14
3	Fund	tional overview	15
	3.1	Low-power modes	15
	3.2	Interconnect matrix	19
	3.3	Arm® Cortex®-M0+ core with MPU	20
	3.4	Reset and supply management	21
		3.4.1 Power supply schemes	21
		3.4.2 Power supply supervisor	21
		3.4.3 Voltage regulator	22
	3.5	Clock management	22
	3.6	Low-power real-time clock and backup registers	25
	3.7	General-purpose inputs/outputs (GPIOs)	25
	3.8	Memories	26
	3.9	Boot modes	26
	3.10	Direct memory access (DMA)	27
	3.11	Analog-to-digital converter (ADC)	
	3.12	Temperature sensor	
		3.12.1 Internal voltage reference (V _{REFINT})	
	3.13	Ultra-low-power comparators and reference voltage	
	3.14	Timers and watchdogs	
		3.14.1 General-purpose timers (TIM2, TIM3, TIM21 and TIM22)	
		3.14.2 Low-power Timer (LPTIM)	
		3.14.3 Basic timer (TIM6, TIM7)	30
		3.14.4 SysTick timer	30
		3.14.5 Independent watchdog (IWDG)	30
		3.14.6 Window watchdog (WWDG)	30
	3.15	Communication interfaces	31



		3.15.1	I2C bus	31
		3.15.2	Universal synchronous/asynchronous receiver transmitter (USART)	32
		3.15.3	Low-power universal asynchronous receiver transmitter (LPUART)	32
		3.15.4	Serial peripheral interface (SPI)/Inter-integrated sound (I2S)	33
	3.16	Cyclic r	redundancy check (CRC) calculation unit	33
	3.17	Serial v	wire debug port (SW-DP)	33
4	Pin d	lescript	ions	34
5	Mem	ory map	oping	55
6	Elect	trical ch	aracteristics	56
	6.1	Parame	eter conditions	56
		6.1.1	Minimum and maximum values	56
		6.1.2	Typical values	56
		6.1.3	Typical curves	56
		6.1.4	Loading capacitor	56
		6.1.5	Pin input voltage	56
		6.1.6	Power supply scheme	57
		6.1.7	Current consumption measurement	57
	6.2	Absolu	te maximum ratings	58
	6.3	Operat	ing conditions	60
		6.3.1	General operating conditions	60
		6.3.2	Embedded reset and power control block characteristics	62
		6.3.3	Embedded internal reference voltage	63
		6.3.4	Supply current characteristics	64
		6.3.5	Wakeup time from low-power mode	77
		6.3.6	External clock source characteristics	79
		6.3.7	Internal clock source characteristics	83
		6.3.8	PLL characteristics	86
		6.3.9	Memory characteristics	87
		6.3.10	EMC characteristics	88
		6.3.11	Electrical sensitivity characteristics	90
		6.3.12	I/O current injection characteristics	91
		6.3.13	I/O port characteristics	92
		6.3.14	NRST pin characteristics	96
		6.3.15	12-bit ADC characteristics	97

9	Revi	sion history	144
8	Orde	ering information	143
		7.11.1 Reference document	142
	7.11	Thermal characteristics	141
	7.10	UFQFPN32 package information	138
	7.9	LQFP32 package information	135
	7.8	UFQFPN48 package information	132
	7.7	LQFP48 package information	129
	7.6	WLCSP49 package information	126
	7.5	TFBGA64 package information	123
	7.4	UFBGA64 package information	121
	7.3	LQFP64 package information	118
	7.2	UFBGA100 package information	116
	7.1	LQFP100 package information	113
7	Pack	kage information	113
		6.3.19 Communications interfaces	104
		6.3.18 Timer characteristics	104
		6.3.17 Comparators	103
		6.3.16 Temperature sensor characteristics	102

STM32L071xx List of tables

List of tables

Table 1.	Device summary	1
Table 2.	Ultra-low-power STM32L071xx device features and peripheral counts	12
Table 3.	Functionalities depending on the operating power supply range	16
Table 4.	CPU frequency range depending on dynamic voltage scaling	17
Table 5.	Functionalities depending on the working mode	
	(from Run/active down to standby)	17
Table 6.	STM32L0xx peripherals interconnect matrix	19
Table 7.	Temperature sensor calibration values	28
Table 8.	Internal voltage reference measured values	28
Table 9.	Timer feature comparison	29
Table 10.	Comparison of I2C analog and digital filters	
Table 11.	STM32L071xx I ² C implementation	31
Table 12.	USART implementation	32
Table 13.	SPI/I2S implementation	33
Table 14.	Legend/abbreviations used in the pinout table	
Table 15.	STM32L071xxx pin definition	40
Table 16.	Alternate functions port A	
Table 17.	Alternate functions port B	
Table 18.	Alternate functions port C	51
Table 19.	Alternate functions port D	
Table 20.	Alternate functions port E	53
Table 21.	Alternate functions port H	
Table 22.	Voltage characteristics	
Table 23.	Current characteristics	
Table 24.	Thermal characteristics	
Table 25.	General operating conditions	
Table 26.	Embedded reset and power control block characteristics	
Table 27.	Embedded internal reference voltage calibration values	
Table 28.	Embedded internal reference voltage	63
Table 29.	Current consumption in Run mode, code with data processing running from Flash memory	65
Table 30.	Current consumption in Run mode vs code type,	
	code with data processing running from Flash memory	66
Table 31.	Current consumption in Run mode, code with data processing running from RAM	
Table 32.	Current consumption in Run mode vs code type,	
	code with data processing running from RAM	68
Table 33.	Current consumption in Sleep mode	69
Table 34.	Current consumption in Low-power run mode	70
Table 35.	Current consumption in Low-power sleep mode	71
Table 36.	Typical and maximum current consumptions in Stop mode	72
Table 37.	Typical and maximum current consumptions in Standby mode	73
Table 38.	Average current consumption during Wakeup	74
Table 39.	Peripheral current consumption in Run or Sleep mode	75
Table 40.	Peripheral current consumption in Stop and Standby mode	
Table 41.	Low-power mode wakeup timings	
Table 42.	High-speed external user clock characteristics	79
Table 43.	Low-speed external user clock characteristics	
Table 44.	HSE oscillator characteristics	81



List of tables STM32L071xx

Table 45.	LSE oscillator characteristics	
Table 46.	16 MHz HSI16 oscillator characteristics	
Table 47.	LSI oscillator characteristics	
Table 48.	MSI oscillator characteristics	
Table 49.	PLL characteristics	
Table 50.	RAM and hardware registers	
Table 51.	Flash memory and data EEPROM characteristics	
Table 52.	Flash memory and data EEPROM endurance and retention	
Table 53.	EMS characteristics	
Table 54.	EMI characteristics	
Table 55.	ESD absolute maximum ratings	
Table 56.	Electrical sensitivities	
Table 57.	I/O current injection susceptibility	
Table 58.	I/O static characteristics	
Table 59.	Output voltage characteristics	
Table 60.	I/O AC characteristics	
Table 61.	NRST pin characteristics	
Table 62.	ADC characteristics	
Table 63.	R_{AIN} max for f_{ADC} = 16 MHz	
Table 64.	ADC accuracy	
Table 65.	Temperature sensor calibration values	
Table 66.	Temperature sensor characteristics	
Table 67.	Comparator 1 characteristics	
Table 68.	Comparator 2 characteristics	
Table 69.	TIMx characteristics	
Table 70.	I2C analog filter characteristics	
Table 71.	SPI characteristics in voltage Range 1	
Table 72.	SPI characteristics in voltage Range 2	
Table 73.	SPI characteristics in voltage Range 3	
Table 74.	I2S characteristics	111
Table 75.	LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package	
	mechanical data	113
Table 76.	UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array	
	package mechanical data	
Table 77.	UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)	117
Table 78.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat	
	package mechanical data	118
Table 79.	UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch	
	ball grid array package mechanical data	121
Table 80.	UFBGA64 recommended PCB design rules (0.5 mm pitch BGA)	122
Table 81.	TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball grid	
	array package outline	
Table 82.	TFBGA64 recommended PCB design rules (0.5 mm pitch BGA)	124
Table 83.	WLCSP49 - 49-pin, 3.294 x 3.258 mm, 0.4 mm pitch wafer level chip scale	
	package mechanical data	
Table 84.	WLCSP49 recommended PCB design rules (0.4 mm pitch)	
Table 85.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data	130
Table 86.	UFQFPN48 - 48 leads, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package mechanical data	
Table 87.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data	136
Table 88.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	
	package mechanical data	139



STM32L07	71xx	List of tables
	Thermal characteristics	
Table 90.	Document revision history	144



List of figures STM32L071xx

List of figures

Figure 1.	STM32L071xx block diagram	13
Figure 2.	Clock tree	
Figure 3.	STM32L071xx LQFP100 pinout	34
Figure 4.	STM32L071xx UFBGA100 ballout	35
Figure 5.	STM32L071xx LQFP64 pinout	
Figure 6.	STM32L071xx UFBGA64/TFBGA64 ballout	36
Figure 7.	STM32L071xx WLCSP49 ballout	37
Figure 8.	STM32L071xx LQFP48 pinout	38
Figure 9.	STM32L071xx UFQFPN48	38
Figure 10.	STM32L071xx LQFP32 pinout	39
Figure 11.	STM32L071xx UFQFPN32 pinout	39
Figure 12.	Pin loading conditions	56
Figure 13.	Pin input voltage	56
Figure 14.	Power supply scheme	57
Figure 15.	Current consumption measurement scheme	57
Figure 16.	IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from	
	Flash memory, Range 2, HSE, 1WS	66
Figure 17.	IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from	
	Flash memory, Range 2, HSI16, 1WS	67
Figure 18.	IDD vs VDD, at TA= 25 °C, Low-power run mode, code running	
	from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS	71
Figure 19.	IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Stop mode with RTC enabled	
	and running on LSE Low drive	72
Figure 20.	IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled,	
	all clocks OFF	
Figure 21.	High-speed external clock source AC timing diagram	
Figure 22.	Low-speed external clock source AC timing diagram	
Figure 23.	HSE oscillator circuit diagram	
Figure 24.	Typical application with a 32.768 kHz crystal	
Figure 25.	HSI16 minimum and maximum value versus temperature	
Figure 26.	VIH/VIL versus VDD (CMOS I/Os)	
Figure 27.	VIH/VIL versus VDD (TTL I/Os)	
Figure 28.	I/O AC characteristics definition	
Figure 29.	Recommended NRST pin protection	
Figure 30.	ADC accuracy characteristics	
Figure 31.	Typical connection diagram using the ADC	
Figure 32.	Power supply and reference decoupling (V _{REF+} not connected to V _{DDA})	
Figure 33.	Power supply and reference decoupling (V _{REF+} connected to V _{DDA})	102
Figure 34.	SPI timing diagram - slave mode and CPHA = 0	109
Figure 35.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	109
Figure 36.	SPI timing diagram - master mode ⁽¹⁾	110
Figure 37.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾	112
Figure 38.	I ² S master timing diagram (Philips protocol) ⁽¹⁾	112
Figure 39.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline	113
Figure 40.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat	4.4.4
Fig	recommended footprint	
Figure 41.	LQFP100 marking example (package top view)	115
Figure 42.	UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball	



STM32L071xx List of figures

	grid array package outline	116
Figure 43.	UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball	
	grid array package recommended footprint	117
Figure 44.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline	118
Figure 45.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint	119
Figure 46.	LQFP64 marking example (package top view)	120
Figure 47.	UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch	
	ball grid array package outline	121
Figure 48.	UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch	
	ball grid array package recommended footprint	122
Figure 49.	TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball	
	grid array package outline	123
Figure 50.	TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball	
	,grid array recommended footprint	
Figure 51.	TFBGA64 marking example (package top view)	125
Figure 52.	WLCSP49 - 49-pin, 3.294 x 3.258 mm, 0.4 mm pitch wafer level chip scale	
	package outline	126
Figure 53.	WLCSP49 - 49-pin, 3.294 x 3.258 mm, 0.4 mm pitch wafer level chip scale	
	recommended footprint	127
Figure 54.	WLCSP49 marking example (package top view)	
Figure 55.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline	
Figure 56.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat recommended footprint	
Figure 57.	LQFP48 marking example (package top view)	131
Figure 58.	UFQFPN48 - 48 leads, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	400
F: 50	package outline	132
Figure 59.	UFQFPN48 - 48 leads, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	400
Ciaura 60	package recommended footprint	
Figure 60.	UFQFPN48 marking example (package top view)	
Figure 61.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline	
Figure 62.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat recommended footprint	
Figure 63.	LQFP32 marking example (package top view)	137
Figure 64.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package outline	120
Figure 65.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	130
i igui e 00.	recommended footprint	130
Figure 66.	UFQFPN32 marking example (package top view)	
Figure 67.	Thermal resistance	



Introduction STM32L071xx

1 Introduction

The ultra-low-power STM32L071xx are offered in 10 different package types from 32 pins to 100 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the ultra-low-power STM32L071xx microcontrollers suitable for a wide range of applications:

- Gas/water meters and industrial sensors
- · Healthcare and fitness equipment
- · Remote control and user interface
- PC peripherals, gaming, GPS equipment
- Alarm system, wired and wireless sensors, video intercom

This STM32L071xx datasheet should be read in conjunction with the STM32L0x1xx reference manual (RM0377).

For information on the Arm^{®(a)} Cortex[®]-M0+ core please refer to the Cortex[®]-M0+ Technical Reference Manual, available from the www.arm.com website.

Figure 1 shows the general block diagram of the device family.

arm



a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

STM32L071xx Description

2 Description

The access line ultra-low-power STM32L071xx microcontrollers incorporate the high-performance Arm Cortex-M0+ 32-bit RISC core operating at a 32 MHz frequency, a memory protection unit (MPU), high-speed embedded memories (up to 192 Kbytes of Flash program memory, 6 Kbytes of data EEPROM and 20 Kbytes of RAM) plus an extensive range of enhanced I/Os and peripherals.

The STM32L071xx devices provide high power efficiency for a wide range of performance. It is achieved with a large choice of internal and external clock sources, an internal voltage adaptation and several low-power modes.

The STM32L071xx devices offer several analog features, one 12-bit ADC with hardware oversampling, two ultra-low-power comparators, several timers, one low-power timer (LPTIM), four general-purpose 16-bit timers and two basic timer, one RTC and one SysTick which can be used as timebases. They also feature two watchdogs, one watchdog with independent clock and window capability and one window watchdog based on bus clock.

Moreover, the STM32L071xx devices embed standard and advanced communication interfaces: up to three I2Cs, two SPIs, one I2S, four USARTs, a low-power UART (LPUART), .

The STM32L071xx also include a real-time clock and a set of backup registers that remain powered in Standby mode.

The ultra-low-power STM32L071xx devices operate from a 1.8 to 3.6 V power supply (down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without BOR option. They are available in the -40 to +125 °C temperature range. A comprehensive set of power-saving modes allows the design of low-power applications.



Description STM32L071xx

2.1 Device overview

Table 2. Ultra-low-power STM32L071xx device features and peripheral counts

Perip	heral	STM32L 071K8	STM32L 071C8	STM32L 071V8	STM32L 071KB	STM32L 071CB	STM32L 071VB	STM32L 071RB	STM32L 071KZ	STM32L 071CZ	STM32L 071VZ	STM32 L 071RZ
Flash (Kbytes) 64 Kbytes 128 Kbytes 192 Kbytes				/tes								
Data EEPF (Kbytes)	ROM		3 Kbytes					6 Kb	ytes			
RAM (Kby	tes)					2	20 Kbytes					
	General- purpose						4					
Timers	Basic						2					
	LPTIME R						1					
	ICK/IWDG VDG						1/1/1/1					
	SPI/I2S	4(3) ⁽¹⁾ /0	6(4)	⁽²⁾ /1	4(3) ⁽¹⁾ /0		6(4) ⁽²⁾ /1		4(3) ⁽¹⁾ /0		6(4) ⁽²⁾ /1	
Com.	I ² C	2	3	3	2		3		2	3		
interfaces	USART	3	4	1	4 ⁽³⁾		4		4 ⁽³⁾	4		
	LPUART						1					
GPIOs		23	37	84	25 ⁽³⁾	40 ⁽⁴⁾	84	51 ⁽⁵⁾	25 ⁽³⁾	40 ⁽⁴⁾	84	51 ⁽⁵⁾
Clocks: HSE/LSE/HSI/MSI/LS							1/1/1/1/1					
12-bit synd ADC Number of		1 10	1 13	1 16	1 10	1 13 ⁽⁴⁾	1 16	1 16 ⁽⁵⁾	1 10	1 13 ⁽⁴⁾	1 16	1 16 ⁽⁵⁾
Comparate	ors		2									
Max. CPU frequency		32 MHz										
Operating	voltage		1.8 V to	3.6 V (do	wn to 1.65 V	at power-dow	n) with BO	R option 1.	65 to 3.6 V	without BOR of	option	
Operating Ambient temperature: -40 to +125 °C temperatures Junction temperature: -40 to +130 °C												
Packages		UFQFPN 32	LQFP/ UFQFPN 48	LQFP/ UFBGA 100	UFQFPN/ LQFP32	LQFP/ UFQFPN48 WLCSP49	LQFP/ UFBGA 100	LQFP/ TFBGA 64	UFQFPN/ LQFP32	LQFP/ UFQFPN48 WLCSP49	LQFP/ UFBGA 100	LQFP/ TFBGA 64

^{1.} $\,$ 3 SPI interfaces are USARTs operating in SPI master mode.

^{2. 4} SPI interfaces are USARTs operating in SPI master mode.

^{3.} UFQFPN32 has 2 GPIOs and 1 UART less than LQFP32.

^{4.} LQFP48 and UFQFPN48 have three GPIOs less than WLCSP49.

^{5.} TFBGA64 has one GPIO, one ADC input less than LQFP64.

STM32L071xx Description




Figure 1. STM32L071xx block diagram

Description STM32L071xx

2.2 Ultra-low-power device continuum

The ultra-low-power family offers a large choice of core and features, from 8-bit proprietary core up to Arm[®] Cortex[®]-M4, including Arm[®] Cortex[®]-M3 and Arm[®] Cortex[®]-M0+. The STM32Lx series are the best choice to answer your needs in terms of ultra-low-power features. The STM32 ultra-low-power series are the best solution for applications such as gaz/water meter, keyboard/mouse or fitness and healthcare application. Several built-in features like LCD drivers, dual-bank memory, low-power run mode, operational amplifiers, 128-bit AES, DAC, crystal-less USB and many other definitely help you building a highly cost optimized application by reducing BOM cost. STMicroelectronics, as a reliable and long-term manufacturer, ensures as much as possible pin-to-pin compatibility between all STM8Lx and STM32Lx on one hand, and between all STM32Lx and STM32Fx on the other hand. Thanks to this unprecedented scalability, your legacy application can be upgraded to respond to the latest market feature and efficiency requirements.

3 Functional overview

3.1 Low-power modes

The ultra-low-power STM32L071xx support dynamic voltage scaling to optimize its power consumption in Run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system's maximum operating frequency and the external voltage supply.

There are three power consumption ranges:

- Range 1 (V_{DD} range limited to 1.71-3.6 V), with the CPU running at up to 32 MHz
- Range 2 (full V_{DD} range), with a maximum CPU frequency of 16 MHz
- Range 3 (full V_{DD} range), with a maximum CPU frequency limited to 4.2 MHz

Seven low-power modes are provided to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. Sleep mode power consumption at 16 MHz is about 1 mA with all peripherals off.

Low-power run mode

This mode is achieved with the multispeed internal (MSI) RC oscillator set to the low-speed clock (max 131 kHz), execution from SRAM or Flash memory, and internal regulator in low-power mode to minimize the regulator's operating current. In Low-power run mode, the clock frequency and the number of enabled peripherals are both limited.

Low-power sleep mode

This mode is achieved by entering Sleep mode with the internal voltage regulator in low-power mode to minimize the regulator's operating current. In Low-power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz.

When wakeup is triggered by an event or an interrupt, the system reverts to the Run mode with the regulator on.

Stop mode with RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents and real time clock. All clocks in the V_{CORE} domain are stopped, the PLL, MSI RC, HSE crystal and HSI RC oscillators are disabled. The LSE or LSI is still running. The voltage regulator is in the low-power mode.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The device can be woken up from Stop mode by any of the EXTI line, in 3.5 µs, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event (if internal reference voltage is on), it can be the RTC alarm/tamper/timestamp/wakeup events, the USART/I2C/LPUART/LPTIMER wakeup events.



DS10690 Rev 7 15/148

• Stop mode without RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped, the PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are disabled.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The voltage regulator is in the low-power mode. The device can be woken up from Stop mode by any of the EXTI line, in 3.5 μ s, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event (if internal reference voltage is on). It can also be wakened by the USART/I2C/LPUART/LPTIMER wakeup events.

Standby mode with RTC

The Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSE crystal and HSI RC oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC_CSR register).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

Standby mode without RTC

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC_CSR register).

The device exits Standby mode in 60 µs when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

Note:

The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by entering Stop or Standby mode.

Table 3. Functionalities depending on the operating power supply range

Operating power supply range ⁽¹⁾	Functionalities depending on the operating power supply range			
Operating power supply range.	ADC operation	Dynamic voltage scaling range		
V _{DD} = 1.65 to 1.71 V	ADC only, conversion time up to 570 ksps	Range 2 or range 3		
V _{DD} = 1.71 to 1.8 V ⁽²⁾	ADC only, conversion time up to 1.14 Msps	Range 1, range 2 or range 3		
V _{DD} = 1.8 to 2.0 V ⁽²⁾	Conversion time up to 1.14 Msps	Range1, range 2 or range 3		

Table 3. Functionalities depending on the operating power supply range (continued)

Operating power supply range ⁽¹⁾	Functionalities depending on the operating power supply range			
Operating power supply range	ADC operation	Dynamic voltage scaling range		
V _{DD} = 2.0 to 2.4 V	Conversion time up to 1.14 Msps	Range 1, range 2 or range 3		
V _{DD} = 2.4 to 3.6 V	Conversion time up to 1.14 Msps	Range 1, range 2 or range 3		

GPIO speed depends on V_{DD} voltage. Refer to *Table 60: I/O AC characteristics* for more information about I/O speed.

Table 4. CPU frequency range depending on dynamic voltage scaling

CPU frequency range	Dynamic voltage scaling range
16 MHz to 32 MHz (1ws) 32 kHz to 16 MHz (0ws)	Range 1
8 MHz to 16 MHz (1ws) 32 kHz to 8 MHz (0ws)	Range 2
32 kHz to 4.2 MHz (0ws)	Range 3

Table 5. Functionalities depending on the working mode (from Run/active down to standby) (1)(2)

			Low-	Low-		Stop	9	Standby
IPs	Run/Active	Sleep	power run	power sleep		Wakeup capability		Wakeup capability
CPU	Y		Y					
Flash memory	0	0	0	0			-	
RAM	Y	Y	Y	Y	Υ			
Backup registers	Y	Y	Y	Y	Υ		Υ	
EEPROM	0	0	0	0			-	
Brown-out reset (BOR)	0	0	0	0	0	0	0	0
DMA	0	0	0	0				
Programmable Voltage Detector (PVD)	0	0	0	0	0	0	-	
Power-on/down reset (POR/PDR)	Y	Y	Y	Y	Υ	Y	Y	Υ

^{2.} CPU frequency changes from initial to final must respect "fcpu initial <4*fcpu final". It must also respect 5 μs delay between two changes. For example to switch from 4.2 MHz to 32 MHz, you can switch from 4.2 MHz to 16 MHz, wait 5 μs , then switch from 16 MHz to 32 MHz.

Table 5. Functionalities depending on the working mode (from Run/active down to standby) (continued) $^{(1)(2)}$

			Low-	Low-	Stop		5	Standby
IPs	Run/Active	Sleep	power run	power sleep		Wakeup capability		Wakeup capability
High Speed Internal (HSI)	0	0			(3)			
High Speed External (HSE)	0	0	0	0				
Low Speed Internal (LSI)	0	0	0	0	0		0	
Low Speed External (LSE)	0	0	0	0	0		0	
Multi-Speed Internal (MSI)	0	0	Y	Y				
Inter-Connect Controller	Y	Y	Y	Y	Υ			
RTC	0	0	0	0	0	0	0	
RTC Tamper	0	0	0	0	0	0	0	0
Auto WakeUp (AWU)	0	0	0	0	0	0	0	0
USART	0	0	0	0	O ⁽⁴⁾	0		
LPUART	0	0	0	0	O ⁽⁴⁾	0		
SPI	0	0	0	0				
I2C	0	0			O ⁽⁵⁾	0		
ADC	0	0						
Temperature sensor	0	0	0	0	0			
Comparators	0	0	0	0	0	0		
16-bit timers	0	0	0	0				
LPTIMER	0	0	0	0	0	0		
IWDG	0	0	0	0	0	0	0	0
WWDG	0	0	0	0				
SysTick Timer	0	0	0	0				
GPIOs	0	0	0	0	0	0		2 pins
Wakeup time to Run mode	0 µs	0.36 µs	3 µs	32 µs	3.5 µs			50 μs

Table 5. Functionalities depending on the working mode (from Run/active down to standby) (continued)(1)(2)

	Low- Low-		Stop		S	Standby										
IPs	Run/Active	Sleep	power run	power sleep		Wakeup capability		Wakeup capability								
	Down to Down	37 μA/MHz (from Flash							4 μΑ (No V _{DD} =1.8 V		28 μΑ (No) V _{DD} =1.8 V					
Consumption											Down to	Down to Down to	vn to Down to		B μA (with V _{DD} =1.8 V	
(Typ)			8 μΑ	4.5 μΑ		4 μA (No V _{DD} =3.0 V		29 μΑ (No) V _{DD} =3.0 V								
						(with RTC) _{DD} =3.0 V		5 μA (with) V _{DD} =3.0 V								

Legend:

- 2. The consumption values given in this table are preliminary data given for indication. They are subject to slight changes.
- 3. Some peripherals with wakeup from Stop capability can request HSI to be enabled. In this case, HSI is woken up by the peripheral, and only feeds the peripheral which requested it. HSI is automatically put off when the peripheral does not need it anymore.
- 4. UART and LPUART reception is functional in Stop mode. It generates a wakeup interrupt on Start. To generate a wakeup on address match or received frame event, the LPUART can run on LSE clock while the UART has to wake up or keep running the HSI clock.
- 5. I2C address detection is functional in Stop mode. It generates a wakeup interrupt in case of address match. It will wake up the HSI during reception.

3.2 Interconnect matrix

Several peripherals are directly interconnected. This allows autonomous communication between peripherals, thus saving CPU resources and power consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, Low-power run, Low-power sleep and Stop modes.

Table 6. STM32L0xx peripherals interconnect matrix

Interconnect source	Interconnect destination	Interconnect action	Run	Sleep	Low- power run	Low- power sleep	Stop
COMPx	TIM2,TIM21, TIM22	Timer input channel, trigger from analog signals comparison	Y	Y	Y	Y	-
COMIX	LPTIM	Timer input channel, trigger from analog signals comparison	Y	Y	Y	Y	Y
TIMx	TIMx	Timer triggered by other timer	Y	Υ	Y	Y	-

⁼ Yes (enable).

[&]quot;O" = Optional can be enabled/disabled by software)
"-" = Not available

Low-Low-Interconnect Interconnect power Interconnect action Run Sleep power Stop source destination run sleep Timer triggered by Auto TIM21 Υ Υ Υ Υ wake-up **RTC** Timer triggered by RTC **LPTIM** Υ Υ Υ Υ Υ event Clock source used as All clock input channel for RC TIMx Υ Υ Υ Υ source measurement and trimming Timer input channel and Υ TIMx Υ Υ Υ trigger **GPIO** Timer input channel and **LPTIM** Υ Υ Υ Υ Υ trigger Conversion trigger **ADC** Υ Υ Υ Υ

Table 6. STM32L0xx peripherals interconnect matrix (continued)

3.3 Arm[®] Cortex[®]-M0+ core with MPU

The Cortex-M0+ processor is an entry-level 32-bit Arm Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:

- a simple architecture that is easy to learn and program
- ultra-low power, energy-efficient operation
- excellent code density
- deterministic, high-performance interrupt handling
- upward compatibility with Cortex-M processor family
- platform security robustness, with integrated Memory Protection Unit (MPU).

The Cortex-M0+ processor is built on a highly area and power optimized 32-bit processor core, with a 2-stage pipeline Von Neumann architecture. The processor delivers exceptional energy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier.

The Cortex-M0+ processor provides the exceptional performance expected of a modern 32-bit architecture, with a higher code density than other 8-bit and 16-bit microcontrollers.

Owing to its embedded Arm core, the STM32L071xx are compatible with all Arm tools and software.

Nested vectored interrupt controller (NVIC)

The ultra-low-power STM32L071xx embed a nested vectored interrupt controller able to handle up to 32 maskable interrupt channels and 4 priority levels.

The Cortex-M0+ processor closely integrates a configurable Nested Vectored Interrupt Controller (NVIC), to deliver industry-leading interrupt performance. The NVIC:

- includes a Non-Maskable Interrupt (NMI)
- provides zero jitter interrupt option
- provides four interrupt priority levels

The tight integration of the processor core and NVIC provides fast execution of Interrupt Service Routines (ISRs), dramatically reducing the interrupt latency. This is achieved through the hardware stacking of registers, and the ability to abandon and restart load-multiple and store-multiple operations. Interrupt handlers do not require any assembler wrapper code, removing any code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another.

To optimize low-power designs, the NVIC integrates with the sleep modes, that include a deep sleep function that enables the entire device to enter rapidly stop or standby mode.

This hardware block provides flexible interrupt management features with minimal interrupt latency.

3.4 Reset and supply management

3.4.1 Power supply schemes

- V_{DD} = 1.65 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} = 1.65 to 3.6 V: external analog power supplies for ADC reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.

3.4.2 Power supply supervisor

The devices have an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

Two versions are available:

- The version with BOR activated at power-on operates between 1.8 V and 3.6 V.
- The other version without BOR operates between 1.65 V and 3.6 V.

After the V_{DD} threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or not at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the VDD min value becomes 1.65 V (whatever the version, BOR active or not, at power-on).

When BOR is active at power-on, it ensures proper operation starting from 1.8 V whatever the power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the power ramp-up should guarantee that 1.65 V is reached on V_{DD} at least 1 ms after it exits the POR area.

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the



DS10690 Rev 7 21/148

internal reference voltage (V_{REFINT}) in Stop mode. The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for any external reset circuit.

Note:

The start-up time at power-on is typically 3.3 ms when BOR is active at power-up, the start-up time at power-on can be decreased down to 1 ms typically for devices with BOR inactive at power-up.

The devices feature an embedded programmable voltage detector (PVD) that monitors the $V_{DD/VDDA}$ power supply and compares it to the V_{PVD} threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when $V_{DD/VDDA}$ drops below the V_{PVD} threshold and/or when $V_{DD/VDDA}$ is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.4.3 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

- MR is used in Run mode (nominal regulation)
- LPR is used in the Low-power run, Low-power sleep and Stop modes
- Power down is used in Standby mode. The regulator output is high impedance, the kernel circuitry is powered down, inducing zero consumption but the contents of the registers and RAM are lost except for the standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE crystal 32 KHz oscillator, RCC_CSR).

3.5 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

Clock prescaler

To get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.

Safe clock switching

Clock sources can be changed safely on the fly in Run mode through a configuration register.

Clock management

To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.

System clock source

Three different clock sources can be used to drive the master clock SYSCLK:

- 1-25 MHz high-speed external crystal (HSE), that can supply a PLL
- 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLLMultispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies (65 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz, 4.2 MHz). When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a ±0.5% accuracy.

Auxiliary clock source

Two ultra-low-power clock sources that can be used to drive the real-time clock:

57

- 32.768 kHz low-speed external crystal (LSE)
- 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog.
 The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.

RTC clock source

The LSI, LSE or HSE sources can be chosen to clock the RTC, whatever the system clock.

Startup clock

After reset, the microcontroller restarts by default with an internal 2.1 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.

• Clock security system (CSS)

This feature can be enabled by software. If an HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled. Another clock security system can be enabled, in case of failure of the LSE it provides an interrupt or wakeup event which is generated if enabled.

Clock-out capability (MCO: microcontroller clock output)

It outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, each APB (APB1 and APB2) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See *Figure 2* for details on the clock tree.



DS10690 Rev 7 23/148

Figure 2. Clock tree @V33 Enable Watchdog Legend: HSE = High-speed external clock signal Watchdog LS LSI tempo LSI RC HSI = High-speed internal clock signal LSI = Low-speed internal clock signal RŢCSEL LSE = Low-speed external clock signal MSI = Multispeed internal clock signal RTC2 enable RTC LSE OSC LSE tempo LSU LSD LSD 1 MHz @V18 MCOSEL @V33 ADC enable LSI ADCCLK MSI RC МSI Level shifters ▶ MCO / 1,2,4,8,16 @V18 not deepsleep / 2,4,8,16 CK_PWR @V33 not deepsleep HSI16 RC ckⁱrchs / 1,4 HSI16 FCLK Level shifters not (sleep or System Clock HCLK I not (sleep or /8 MSI SysTick Timer @V33 HSI16 AHB HSE OSC **PRESC** HSE PCLK1 to APB1 Level shifters / 1,2,..., 512 _{@V3}PLLCLK 32 MHz peripheralsi @V18 APB1 max PRESC ck_pllin PLL 1,2,4,8,16 !LSU < Peripheral @V33 ,4,6,8,12,16, clock enable 24,32,48 1 MHz Clock to TIMx If (APB1 presc=1) x1 else x2) / 2,3,4 Detector Level shifters Peripheral @V_{DDCORE} HSE present or not clock enable PCLK2 to APB2 LSD Clock Source 32 MHz APB2 Control max. PRESC 1,2,4,8,16 Peripheral clock enable to TIMx If (APB2 presc=1) x1 else x2) Periphe LSI clock enable SYSCLK LPTIMCLK Peripheral LSE clock enable HSI16 LPUART/ Peripheral **PCLK** clock enable UARTCLK I2CCLK



MSv35455V1

3.6 Low-power real-time clock and backup registers

The real time clock (RTC) and the 5 backup registers are supplied in all modes including standby mode. The backup registers are five 32-bit registers used to store 20 bytes of user application data. They are not reset by a system reset, or when the device wakes up from Standby mode.

The RTC is an independent BCD timer/counter. Its main features are the following:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- Automatically correction for 28, 29 (leap year), 30, and 31 day of the month
- Two programmable alarms with wake up from Stop and Standby mode capability
- Periodic wakeup from Stop and Standby with programmable resolution and period
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy
- 2 anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 37 kHz)
- The high-speed external clock

3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated alternate function registers. All GPIOs are high current capable. Each GPIO output, speed can be slowed (40 MHz, 10 MHz, 2 MHz, 400 kHz). The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to a dedicated IO bus with a toggling speed of up to 32 MHz.

Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 29 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 84 GPIOs can be connected to the 16 configurable interrupt/event lines. The 13 other lines are connected to PVD, RTC, USARTs, I2C, LPUART, LPTIMER or comparator events.



DS10690 Rev 7 25/148

3.8 Memories

The STM32L071xx devices have the following features:

 20 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states. With the enhanced bus matrix, operating the RAM does not lead to any performance penalty during accesses to the system bus (AHB and APB buses).

- The non-volatile memory is divided into three arrays:
 - 64, 128 or 192 Kbytes of embedded Flash program memory
 - 6 Kbytes of data EEPROM
 - Information block containing 32 user and factory options bytes plus 8 Kbytes of system memory

Flash program and data EEPROM are divided into two banks. This allows writing in one bank while running code or reading data from the other bank.

The user options bytes are used to write-protect or read-out protect the memory (with 4 Kbyte granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no protection
- Level 1: memory readout protected.
 - The Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- Level 2: chip readout protected, debug features (Cortex-M0+ serial wire) and boot in RAM selection disabled (debugline fuse)

The firewall protects parts of code/data from access by the rest of the code that is executed outside of the protected area. The granularity of the protected code segment or the non-volatile data segment is 256 bytes (Flash memory or EEPROM) against 64 bytes for the volatile data segment (RAM).

The whole non-volatile memory embeds the error correction code (ECC) feature.

3.9 Boot modes

At startup, BOOT0 pin and nBOOT1 option bit are used to select one of three boot options:

- Boot from Flash memory
- Boot from System memory
- Boot from embedded RAM

The boot loader is located in System memory. It is used to reprogram the Flash memory by using SPI1(PA4, PA5, PA6, PA7) or SPI2 (PB12, PB13, PB14, PB15), I2C1 (PB6, PB7) or I2C2 (PB10, PB11), USART1(PA9, PA10) or USART2(PA2, PA3). See STM32™ microcontroller system memory boot mode AN2606 for details.

3.10 Direct memory access (DMA)

The flexible 7-channel, general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I²C, USART, LPUART, general-purpose timers, and ADC.

3.11 Analog-to-digital converter (ADC)

A native 12-bit, extended to 16-bit through hardware oversampling, analog-to-digital converter is embedded into STM32L071xx device. It has up to 16 external channels and 3 internal channels (temperature sensor, voltage reference). Three channels, PA0, PA4 and PA5, are fast channels, while the others are standard channels.

The ADC performs conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC frequency is independent from the CPU frequency, allowing maximum sampling rate of 1.14 MSPS even with a low CPU speed. The ADC consumption is low at all frequencies (\sim 25 μ A at 10 kSPS, \sim 240 μ A at 1MSPS). An auto-shutdown function guarantees that the ADC is powered off except during the active conversion phase.

The ADC can be served by the DMA controller. It can operate from a supply voltage down to 1.65 V.

The ADC features a hardware oversampler up to 256 samples, this improves the resolution to 16 bits (see AN2668).

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions and timers.

3.12 Temperature sensor

The temperature sensor (T_{SENSE}) generates a voltage V_{SENSE} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC_IN18 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.



DS10690 Rev 7 27/148

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Calibration value name	Description	Memory address
TSENSE_CAL1	TS ADC raw data acquired at temperature of 30 °C, V _{DDA} = 3 V	0x1FF8 007A - 0x1FF8 007B
TSENSE_CAL2	TS ADC raw data acquired at temperature of 130 °C V _{DDA} = 3 V	0x1FF8 007E - 0x1FF8 007F

Table 7. Temperature sensor calibration values

3.12.1 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REFINT} is internally connected to the ADC_IN17 input channel. It enables accurate monitoring of the V_{DD} value (when no external voltage, V_{REF+} , is available for ADC). The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

	<u> </u>	
Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 25 °C	0x1FF8 0078 - 0x1FF8 0079

Table 8. Internal voltage reference measured values

3.13 Ultra-low-power comparators and reference voltage

The STM32L071xx embed two comparators sharing the same current bias and reference voltage. The reference voltage can be internal or external (coming from an I/O).

- One comparator with ultra low consumption
- One comparator with rail-to-rail inputs, fast or slow mode.
- The threshold can be one of the following:
 - External I/O pins
 - Internal reference voltage (V_{REFINT})
 - submultiple of Internal reference voltage(1/4, 1/2, 3/4) for the rail to rail comparator.

Both comparators can wake up the devices from Stop mode, and be combined into a window comparator.

The internal reference voltage is available externally via a low-power / low-current output buffer (driving current capability of 1 µA typical).

3.14 Timers and watchdogs

The ultra-low-power STM32L071xx devices include three general-purpose timers, one low-power timer (LPTIM), one basic timer, two watchdog timers and the SysTick timer.

Table 9 compares the features of the general-purpose and basic timers.

Times	Counter	Country turns	Prescaler factor	DMA	Capture/compare	Complementary	
Timer	resolution	Counter type Presca		Prescaler factor request generation		outputs	
TIM2, TIM3	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No	
TIM21, TIM22	16-bit	Up, down, up/down	Any integer between 1 and 65536	No	2	No	
TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No	

Table 9. Timer feature comparison

3.14.1 General-purpose timers (TIM2, TIM3, TIM21 and TIM22)

There are four synchronizable general-purpose timers embedded in the STM32L071xx device (see *Table 9* for differences).

TIM2, TIM3

TIM2 and TIM3 are based on 16-bit auto-reload up/down counter. It includes a 16-bit prescaler. It features four independent channels each for input capture/output compare, PWM or one-pulse mode output.

The TIM2/TIM3 general-purpose timers can work together or with the TIM21 and TIM22 general-purpose timers via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.

TIM2/TIM3 have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

TIM21 and TIM22

TIM21 and TIM22 are based on a 16-bit auto-reload up/down counter. They include a 16-bit prescaler. They have two independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together and be synchronized with the TIM2/TIM3, full-featured general-purpose timers.

They can also be used as simple time bases and be clocked by the LSE clock source (32.768 kHz) to provide time bases independent from the main CPU clock.

3.14.2 Low-power Timer (LPTIM)

The low-power timer has an independent clock and is running also in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the devices from Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous / one shot mode
- Selectable software / hardware input trigger
- Selectable clock source
 - Internal clock source: LSE, LSI, HSI or APB clock
 - External clock source over LPTIM input (working even with no internal clock source running, used by the Pulse Counter Application)
- Programmable digital glitch filter
- Encoder mode

3.14.3 Basic timer (TIM6, TIM7)

These timers can be used as a generic 16-bit timebase.

3.14.4 SysTick timer

This timer is dedicated to the OS, but could also be used as a standard downcounter. It is based on a 24-bit downcounter with autoreload capability and a programmable clock source. It features a maskable system interrupt generation when the counter reaches '0'.

3.14.5 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 37 kHz internal RC and, as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

3.14.6 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.



3.15 Communication interfaces

3.15.1 I²C bus

Up to three I²C interfaces (I2C1 and I2C3) can operate in multimaster or slave modes.

Each I²C interface can support Standard mode (Sm, up to 100 kbit/s), Fast mode (Fm, up to 400 kbit/s) and Fast Mode Plus (Fm+, up to 1 Mbit/s) with 20 mA output drive on some I/Os.

7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask) are also supported as well as programmable analog and digital noise filters.

	Analog filter	Digital filter			
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks			
Benefits	Available in Stop mode	Extra filtering capability vs. standard requirements. Stable length			
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled.			

Table 10. Comparison of I2C analog and digital filters

In addition, I2C1 and I2C3 provide hardware support for SMBus 2.0 and PMBus 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1/I2C3 also have a clock domain independent from the CPU clock, allowing the I2C1/I2C3 to wake up the MCU from Stop mode on address match.

Each I2C interface can be served by the DMA controller.

Refer to *Table 11* for an overview of I2C interface features.

I2C features⁽¹⁾ **I2C1 I2C2 I2C3** Χ Χ 7-bit addressing mode Х Χ Χ Χ 10-bit addressing mode Standard mode (up to 100 kbit/s) Χ Χ Х Fast mode (up to 400 kbit/s) Χ Χ Χ Fast Mode Plus with 20 mA output drive I/Os (up to 1 $X^{(2)}$ Х Χ Mbit/s) Independent clock Χ Х **SMBus** Χ Χ Wakeup from STOP Χ Χ

Table 11. STM32L071xx I²C implementation

See Table 15: STM32L071xxx pin definition on page 40 for the list of I/Os that feature Fast Mode Plus capability



DS10690 Rev 7 31/148

^{1.} X = supported.

3.15.2 Universal synchronous/asynchronous receiver transmitter (USART)

The four USART interfaces (USART1, USART2, USART4 and USART5) are able to communicate at speeds of up to 4 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 driver enable (DE) signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. USART1 and USART2 also support SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability, auto baud rate feature and has a clock domain independent from the CPU clock, allowing to wake up the MCU from Stop mode using baudrates up to 42 Kbaud.

All USART interfaces can be served by the DMA controller.

Table 12 for the supported modes and features of USART interfaces.

USART modes/features ⁽¹⁾	USART1 and USART2	USART4 and USART5
Hardware flow control for modem	X	X
Continuous communication using DMA	Х	Х
Multiprocessor communication	Х	X
Synchronous mode ⁽²⁾	Х	X
Smartcard mode	Х	-
Single-wire half-duplex communication	Х	Х
IrDA SIR ENDEC block	Х	-
LIN mode	Х	-
Dual clock domain and wakeup from Stop mode	Х	-
Receiver timeout interrupt	Х	-
Modbus communication	Х	-
Auto baud rate detection (4 modes)	Х	-
Driver Enable	Х	Х

Table 12. USART implementation

3.15.3 Low-power universal asynchronous receiver transmitter (LPUART)

The devices embed one Low-power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART has a clock domain independent from the CPU clock. It can wake up the system from Stop mode using baudrates up to 46 Kbaud. The Wakeup events from Stop mode are programmable and can be:

- Start bit detection
- Or any received data frame
- Or a specific programmed data frame

^{1.} X = supported.

^{2.} This mode allows using the USART as an SPI master.

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baudrates.

LPUART interface can be served by the DMA controller.

3.15.4 Serial peripheral interface (SPI)/Inter-integrated sound (I2S)

Up to two SPIs are able to communicate at up to 16 Mbits/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

The USARTs with synchronous capability can also be used as SPI master.

One standard I2S interfaces (multiplexed with SPI2) is available. It can operate in master or slave mode, and can be configured to operate with a 16-/32-bit resolution as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When the I2S interfaces is configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

The SPIs can be served by the DMA controller.

Refer to *Table 13* for the differences between SPI1 and SPI2.

 SPI features⁽¹⁾
 SPI1
 SPI2

 Hardware CRC calculation
 X
 X

 I2S mode
 X

 TI mode
 X
 X

Table 13. SPI/I2S implementation

3.16 Cyclic redundancy check (CRC) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.

3.17 Serial wire debug port (SW-DP)


An Arm SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.

X = supported.

Pin descriptions STM32L071xx

4 Pin descriptions

Figure 3. STM32L071xx LQFP100 pinout



- 1. The above figure shows the package top view.
- 2. PA11 and PA12 input/outputs (greyed out pins) are supplied by VDDIO2.

577

STM32L071xx Pin descriptions




Figure 4. STM32L071xx UFBGA100 ballout

- 1. The above figure shows the package top view.
- 2. PA11 and PA12 input/outputs (greyed out pins) are supplied by VDDIO2.

Figure 5. STM32L071xx LQFP64 pinout VDD VSS PB9 PB8 PB00T0 PB7 PB6 PB8 PB8 PB8 PB7 PC11 PC11 PC11 PC11 04 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 UDDIO2 VDD □ 48 47 🗖 VSS PC13 ☐ 2 PC14-OSC32_IN □ 46 PA13 45 PA12 PC15-OSC32_OUT 4 PH0-OSC_IN □ 44 🗖 PA11 PH1-OSC_OUT ☐ 6 43 PA10 42 PA9 NRST 17 PC0 □ 8 41 PA8 PC1 □ 9 40 PC9 LQFP64 PC2 4 10 39 PC8 PC3 🗆 11 38 PC7 VSSA 🗖 12 37 PC6 VDDA ☐ 13 36 PB15 PA0 🗆 35 PB14 14 34 PB13 PA1 □ 15 PA2 MSv35457V3

- 1. The above figure shows the package top view.
- 2. PA11 and PA12 input/outputs (greyed out pins) are supplied by VDDIO2.

Pin descriptions STM32L071xx




Figure 6. STM32L071xx UFBGA64/TFBGA64 ballout

^{1.} The above figure shows the package top view.

^{2.} PA11 and PA12 input/outputs (greyed out pins) are supplied by VDDIO2.




Figure 7. STM32L071xx WLCSP49 ballout

MSv36157V3

^{1.} The above figure shows the package top view.

^{2.} PA11 and PA12 input/outputs (greyed out pins) are supplied by VDDIO2.




Figure 8. STM32L071xx LQFP48 pinout

- 1. The above figure shows the package top view.
- 2. PA11 and PA12 input/outputs (greyed out pins) are supplied by VDDIO2.


448 445 444 447 443 441 440 440 339 338 338 VDD [☐ VDDIO2 PC13 35 🗆 VSS PC14-OSC32_IN [34 🗖 PA13 PC15-OSC32_OUT 33 🗖 PA12 PH0-OSC_IN [32 □ PA11 PH1-OSC_OUT 31 PA10 **UFQFPN48** NRST [30 🗖 PA9 VSSA [29 🗖 PA8 28 PB15 VDDA □ 27 PB14 PA0 🗆 10 26 PB13 PA1 🔲 11 25 PB12 PA2 14 115 117 118 119 119 22 22 23 24 MSv62416V1

Figure 9. STM32L071xx UFQFPN48

- 1. The above figure shows the package top view.
- 2. PA11 and PA12 input/outputs (greyed out pins) are supplied by VDDIO2.


5//

Figure 10. STM32L071xx LQFP32 pinout



1. The above figure shows the package top view.

Figure 11. STM32L071xx UFQFPN32 pinout



- 1. The above figure shows the package top view.
- 2. PA11 and PA12 input/outputs (greyed out pins) are supplied by VDDIO2.

Table 14. Legend/abbreviations used in the pinout table

Nar	ne	Abbreviation	Definition
Pin na	ame		d in brackets below the pin name, the pin function during and reset is the same as the actual pin name
		S	Supply pin
Pin t	ype	I	Input only pin
		I/O	Input / output pin
		FT	5 V tolerant I/O
		FTf	5 V tolerant I/O, FM+ capable
I/O stru	ucture	TC	Standard 3.3V I/O
		В	Dedicated BOOT0 pin
		RST	Bidirectional reset pin with embedded weak pull-up resistor
Not	es	Unless otherwise specifie	d by a note, all I/Os are set as floating inputs during and after reset.
Pin functions	Alternate functions	Functio	ons selected through GPIOx_AFR registers
THITUHCUOTIS	Additional functions	Functions dire	ctly selected/enabled through peripheral registers

Table 15. STM32L071xxx pin definition

			Pi	in nu	mbe	r								
LQFP32	UFQFPN32 ⁽¹⁾	LQFP48	UFQFPN48	LQFP64	UFBGA/TFBGA64	WLCSP49	LQFP100	UFBG100	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	-	1	-	-	-	-	1	B2	PE2	I/O	FT	-	TIM3_ETR	-
-	1	ı	1	-	-	1	2	A1	PE3	I/O	FT	-	TIM22_CH1, TIM3_CH1	-
-	-	1	-	-	-	-	3	B1	PE4	I/O	FT	-	TIM22_CH2, TIM3_CH2	-
-	-	ı	-	-	-	-	4	C2	PE5	I/O	FT	-	TIM21_CH1, TIM3_CH3	-
-	-	-	-	-	-	-	5	D2	PE6	I/O	FT	-	TIM21_CH2, TIM3_CH4	RTC_TAMP3/ WKUP3
1	-	1	1	1	B2	В6	6	E2	VDD	S	-	-	-	-

Table 15. STM32L071xxx pin definition (continued)

			P	in nu	mbe				132L07 1XXX P			•	,	
LQFP32	UFQFPN32 ⁽¹⁾	LQFP48	UFQFPN48	LQFP64	UFBGA/TFBGA64	WLCSP49	LQFP100	UFBG100	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	1	2	2	2	A2	В7	7	C1	PC13	I/O	FT	-	-	RTC_TAMP1/ RTC_TS/ RTC_OUT/ WKUP2
2	1	3	3	3	A1	C6	8	D1	PC14- OSC32_IN (PC14)	I/O	FT	ı	-	OSC32_IN
3	2	4	4	4	B1	C7	9	E1	PC15- OSC32_OUT (PC15)	I/O	TC	-	-	OSC32_OUT
-	-	-	-	-	-	-	10	F2	PH9	I/O	FT	ı	-	-
-	-	-	-	-	-	-	11	G2	PH10	I/O	FT	ı	-	-
-	-	5	5	5	C1	D6	12	F1	PH0-OSC_IN (PH0)	I/O	тс	-	-	OSC_IN
-	-	6	6	6	D1	D7	13	G1	PH1- OSC_OUT (PH1)	I/O	тс	1	-	OSC_OUT
4	3	7	7	7	E1	D5	14	H2	NRST	I/O	-	ı	-	-
-	ı	-	1	8	E3	C5	15	H1	PC0	I/O	FTf	1	LPTIM1_IN1, EVENTOUT, LPUART1_RX, I2C3_SCL	ADC_IN10
-	ı	-	1	9	E2	C4	16	J2	PC1	I/O	FTf	-	LPTIM1_OUT, EVENTOUT, LPUART1_TX, I2C3_SDA	ADC_IN11
-	-	-	-	10	F2	E7	17	J3	PC2	I/O	FTf	-	LPTIM1_IN2, SPI2_MISO/I2S2_ MCK	ADC_IN12
-	1	-	ı	11	-	1	18	K2	PC3	I/O	FT	1	LPTIM1_ETR, SPI2_MOSI/I2S2_ SD	ADC_IN13
_	4	8	8	12	F1	-	19	J1	VSSA	S	-	-	-	-
_	-	-	-	-	-	-	20	K1	VREF-	S	-	-	-	-

41/148

Table 15. STM32L071xxx pin definition (continued)

			Р	in nu	mbe				32E07 1XXX P			,	,	
LQFP32	UFQFPN32 ⁽¹⁾	LQFP48	UFQFPN48	LQFP64	UFBGA/TFBGA64	WLCSP49	LQFP100	UFBG100	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	-	-	-	-	G1	E6	21	L1	VREF+	S	-	-	-	-
5	5	9	9	13	H1	F7	22	M1	VDDA	S	-	-	-	-
6	6	10	10	14	G2	E5	23	L2	PA0	I/O	TT a	-	TIM2_CH1, USART2_CTS, TIM2_ETR, USART4_TX, COMP1_OUT	COMP1_INM, ADC_IN0, RTC_TAMP2/ WKUP1
7	7	11	11	15	H2	E4	24	M2	PA1	I/O	FT	-	EVENTOUT, TIM2_CH2, USART2_RTS/ USART2_DE, TIM21_ETR, USART4_RX	COMP1_INP, ADC_IN1
8	8	12	12	16	F3	F6	25	K3	PA2	I/O	FT	-	TIM21_CH1, TIM2_CH3, USART2_TX, LPUART1_TX, COMP2_OUT	COMP2_INM, ADC_IN2
9	9	13	13	17	G3	G7	26	L3	PA3	I/O	FT	1	TIM21_CH2, TIM2_CH4, USART2_RX, LPUART1_RX	COMP2_INP, ADC_IN3
-	-	-	-	18	C2	-	27	D3	VSS	S	-	-	-	-
-	-	-	-	19	D2	-	28	Н3	VDD	S	-	-	-	-
10	10	14	14	20	НЗ	F5	29	M3	PA4	I/O	TC	-	SPI1_NSS, USART2_CK, TIM22_ETR	COMP1_INM, COMP2_INM, ADC_IN4
11	11	15	15	21	F4	G6	30	K4	PA5	I/O	TC	ı	SPI1_SCK, TIM2_ETR, TIM2_CH1	COMP1_INM, COMP2_INM, ADC_IN5

Table 15. STM32L071xxx pin definition (continued)

			Р	in nu	ımbe	r			•				•	
LQFP32	UFQFPN32 ⁽¹⁾	LQFP48	UFQFPN48	LQFP64	UFBGA/TFBGA64	WLCSP49	LQFP100	UFBG100	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
12	12	16	16	22	G4	G5	31	L4	PA6	I/O	FT	-	SPI1_MISO, TIM3_CH1, LPUART1_CTS, TIM22_CH1, EVENTOUT, COMP1_OUT	ADC_IN6
13	13	17	17	23	H4	F4	32	M4	PA7	I/O	FT	-	SPI1_MOSI, TIM3_CH2, TIM22_CH2, EVENTOUT, COMP2_OUT	ADC_IN7
-	-	-	-	24	H5	-	33	K5	PC4	I/O	FT	-	EVENTOUT, LPUART1_TX	ADC_IN14
-	1	-	-	25	Н6	-	34	L5	PC5	I/O	FT	-	LPUART1_RX	ADC_IN15
14	14	18	18	26	F5	G4	35	M5	PB0	I/O	FT	ı	EVENTOUT, TIM3_CH3	ADC_IN8, VREF_OUT
15	15	19	19	27	G5	D3	36	M6	PB1	I/O	FT	ı	TIM3_CH4, LPUART1_RTS/ LPUART1_DE	ADC_IN9, VREF_OUT
-	1	20	20	28	G6	E3	37	L6	PB2	I/O	FT	-	LPTIM1_OUT, I2C3_SMBA	-
-	1	-	-	-	-	-	38	M7	PE7	I/O	FT	-	USART5_CK, USART5_RTS/ USART5_DE	-
-	-	-	-	-	-	-	39	L7	PE8	I/O	FT	-	USART4_TX	-
-	-	-	-	-	-	-	40	M8	PE9	I/O	FT	ı	TIM2_CH1, TIM2_ETR, USART4_RX	-
-	-	-	-	-	-	-	41	L8	PE10	I/O	FT	-	TIM2_CH2, USART5_TX	-
-	-	-	-	-	-	-	42	M9	PE11	I/O	FT	-	TIM2_CH3, USART5_RX	-
-	-	-	-	-	-	-	43	L9	PE12	I/O	FT	-	TIM2_CH4, SPI1_NSS	-

Table 15. STM32L071xxx pin definition (continued)

			P	in nu	ımbe	r			•			•	•	
LQFP32	UFQFPN32 ⁽¹⁾	LQFP48	UFQFPN48	LQFP64	UFBGA/TFBGA64	WLCSP49	LQFP100	UFBG100	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	-	-	-	-	-	-	44	M10	PE13	I/O	FT	•	SPI1_SCK	-
-	-	-	-	ı	-	-	45	M11	PE14	I/O	FT	ı	SPI1_MISO	-
-	-	-	-	-	-	-	46	M12	PE15	I/O	FT	-	SPI1_MOSI	-
-	1	21	21	29	G7	G3	47	L10	PB10	I/O	FT	-	TIM2_CH3, LPUART1_TX, SPI2_SCK, I2C2_SCL, LPUART1_RX	-
-	1	22	22	30	H7	F3	48	L11	PB11	I/O	FT	1	EVENTOUT, TIM2_CH4, LPUART1_RX, I2C2_SDA, LPUART1_TX	-
16	16	23	23	31	D6	D4	49	F12	VSS	S	-	-	-	-
17	17	24	24	32	E5	G2	50	G12	VDD	S	-	-	-	-
-	1	25	25	33	Н8	G1	51	L12	PB12	I/O	FT	-	SPI2_NSS/I2S2_ WS, LPUART1_RTS/ LPUART1_DE, I2C2_SMBA, EVENTOUT	-
-	1	26	26	34	G8	F2	52	K12	PB13	I/O	FTf	-	SPI2_SCK/I2S2_ CK, MCO, LPUART1_CTS, I2C2_SCL, TIM21_CH1	-
-	-	27	27	35	F8	F1	53	K11	PB14	I/O	FTf	-	SPI2_MISO/I2S2_ MCK, RTC_OUT, LPUART1_RTS/ LPUART1_DE, I2C2_SDA, TIM21_CH2	-
-	-	28	28	36	F7	E1	54	K10	PB15	I/O	FT	-	SPI2_MOSI/I2S2_ SD, RTC_REFIN	-
	-	-	-	-	-	-	55	K9	PD8	I/O	FT	-	LPUART1_TX	-

Table 15. STM32L071xxx pin definition (continued)

			Р	in nu	mbe				32LU/1XXX p			(
LQFP32	UFQFPN32 ⁽¹⁾	LQFP48	UFQFPN48	LQFP64	UFBGA/TFBGA64	WLCSP49	LQFP100	UFBG100	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	-	-	-	-	-	-	56	K8	PD9	I/O	FT	ı	LPUART1_RX	-
-	-	-	-	-	-	-	57	J12	PD10	I/O	FT	ı	-	-
-	-	-	-	-	-	-	58	J11	PD11	I/O	FT	-	LPUART1_CTS	-
-	-	-	-	-	-	-	59	J10	PD12	I/O	FT	-	LPUART1_RTS/ LPUART1_DE	-
-	-	-	-	-	-	-	60	H12	PD13	I/O	FT	ı	-	-
-	-	-	-	-	-	-	61	H11	PD14	I/O	FT	-	-	-
-	-	-	-	-	-	-	62	H10	PD15	I/O	FT	-	-	-
-	1	-	-	37	F6	-	63	E12	PC6	I/O	FT	ı	TIM22_CH1, TIM3_CH1	-
-	-	-	-	38	E7	-	64	E11	PC7	I/O	FT	-	TIM22_CH2, TIM3_CH2	-
-	-	-	-	39	E8	1	65	E10	PC8	I/O	FT	-	TIM22_ETR, TIM3_CH3	-
-	-	1	-	40	D8	-	66	D12	PC9	I/O	FTf	1	TIM21_ETR, TIM3_CH4, I2C3_SDA	-
18	18	29	29	41	D7	D1	67	D11	PA8	I/O	FTf	ı	MCO, EVENTOUT, USART1_CK, I2C3_SCL	-
19	19	30	30	42	C7	E2	68	D10	PA9	I/O	FTf	1	MCO, USART1_TX, I2C1_SCL, I2C3_SMBA	-
20	20	31	31	43	C6	C1	69	C12	PA10	I/O	FTf	-	USART1_RX, I2C1_SDA	-
21	21	32	32	44	C8	D2	70	B12	PA11	I/O	FT	-	SPI1_MISO, EVENTOUT, USART1_CTS, COMP1_OUT	-

Table 15. STM32L071xxx pin definition (continued)

			P	in nu	mbe				32E07 1XXX P				,	
LQFP32	UFQFPN32 ⁽¹⁾	LQFP48	UFQFPN48	LQFP64	UFBGA/TFBGA64	WLCSP49	LQFP100	UFBG100	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
22	22	33	33	45	В8	B1	71	A12	PA12	I/O	FT	-	SPI1_MOSI, EVENTOUT, USART1_RTS/ USART1_DE, COMP2_OUT	-
23	23	34	34	46	A8	C2	72	A11	PA13	I/O	FT	-	SWDIO, LPUART1_RX	-
-	-	-	-	-	-	-	73	C11	VDD	S	-	-	-	-
-	-	35	35	47	D5	-	74	F11	VSS	S	-	-	-	-
-	24	36	36	48	E6	A1	75	G11	VDDIO2	S	-	-	-	-
24	25	37	37	49	A7	B2	76	A10	PA14	I/O	FT	-	SWCLK, USART2_TX, LPUART1_TX	-
25	1	38	38	50	A6	A2	77	A9	PA15	I/O	FT	-	SPI1_NSS, TIM2_ETR, EVENTOUT, USART2_RX, TIM2_CH1, USART4_RTS/ USART4_DE	-
-	-	-	-	51	В7	-	78	B11	PC10	I/O	FT	-	LPUART1_TX, USART4_TX	-
-	-	-	-	52	В6	-	79	C10	PC11	I/O	FT	-	LPUART1_RX, USART4_RX	-
-	-	-	-	53	C5	-	80	B10	PC12	I/O	FT	-	USART5_TX, USART4_CK	-
-	-	-	-	1	ı	-	81	C9	PD0	I/O	FT	ı	TIM21_CH1, SPI2_NSS/I2S2_W S	-
-	-	-	-	-	-	-	82	В9	PD1	I/O	FT	-	SPI2_SCK/I2S2_C K	-

46/148

Table 15. STM32L071xxx pin definition (continued)

			P	in nu	mbe				32L07 1XXX P			- (,	
LQFP32	UFQFPN32 ⁽¹⁾	LQFP48	UFQFPN48	LQFP64	UFBGA/TFBGA64	WLCSP49	LQFP100	UFBG100	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	1	-	ı	54	B5	1	83	C8	PD2	I/O	FT	-	LPUART1_RTS/ LPUART1_DE, TIM3_ETR, USART5_RX	-
-	-	-	-	-	-	-	84	B8	PD3	I/O	FT	-	USART2_CTS, SPI2_MISO/I2S2_ MCK	-
-	-	-	-	-	-	-	85	В7	PD4	I/O	FT	-	USART2_RTS/ USART2_DE, SPI2_MOSI/I2S2_S D	-
-	-	-	-	-	-	-	86	A6	PD5	I/O	FT	ı	USART2_TX	-
-	-	-	-	-	-	-	87	B6	PD6	I/O	FT	-	USART2_RX	-
-	-	1	-	-	-	-	88	A5	PD7	I/O	FT	ı	USART2_CK, TIM21_CH2	-
26	1	39	39	55	A5	А3	89	A8	PB3	I/O	FT	1	SPI1_SCK, TIM2_CH2, EVENTOUT, USART1_RTS/ USART1_DE, USART5_TX	COMP2_INM
27	26	40	40	56	A4	В3	90	A7	PB4	I/O	FTf	1	SPI1_MISO, TIM3_CH1, TIM22_CH1, USART1_CTS, USART5_RX, I2C3_SDA	COMP2_INP
28	27	41	41	57	C4	A4	91	C5	PB5	I/O	FT	-	SPI1_MOSI, LPTIM1_IN1, I2C1_SMBA, TIM3_CH2/TIM22_ CH2, USART1_CK, USART5_CK, USART5_RTS/ USART5_DE	COMP2_INP

Table 15. STM32L071xxx pin definition (continued)

			Pi	in nu	mbe	r								
LQFP32	UFQFPN32 ⁽¹⁾	LQFP48	UFQFPN48	LQFP64	UFBGA/TFBGA64	WLCSP49	LQFP100	UFBG100	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
29	28	42	42	58	D3	В4	92	B5	PB6	I/O	FTf	-	USART1_TX, I2C1_SCL, LPTIM1_ETR,	COMP2_INP
30	29	43	43	59	C3	C3	93	B4	PB7	I/O	FTf	1	USART1_RX, I2C1_SDA, LPTIM1_IN2, USART4_CTS	COMP2_INP, VREF_PVD_IN
31	30	44	44	60	B4	A5	94	A4	воото	I	-	-	-	-
-	-	45	45	61	В3	B5	95	А3	PB8	I/O	FTf	ı	I2C1_SCL	-
-	-	46	46	62	A3	A6	96	В3	PB9	I/O	FTf	-	EVENTOUT, I2C1_SDA, SPI2_NSS/I2S2_W S	-
_	-	-	-	ı	-	-	97	C3	PE0	I/O	FT	ı	EVENTOUT	
-	-	-	-	-	-	-	98	A2	PE1	I/O	FT	-	EVENTOUT	-
32	31	47	47	63	D4	-	99	D3	VSS	S	-	ı	-	-
-	32	48	48	64	E4	A7	100	C4	VDD	S	-	-	-	-

^{1.} UFQFPN32 pinout differs from other STM32 devices except STM32L07xxx and STM32L8xxx.



Table 16. Alternate functions port A

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
F	Port	SPI1/SPI2/I2S2/ USART1/2/ LPUART1/LPTI M1/ TIM2/21/22/ EVENTOUT/ SYS_AF	SPI1/SPI2/I2S2/ I2C1/TIM2/21	SPI1/SPI2/I2S2/ LPUART1/ USART5/LPTIM 1/TIM2/3/EVEN TOUT/ SYS_AF	I2C1/ EVENTOUT	I2C1/USART1/2 /LPUART1/ TIM3/22/ EVENTOUT	SPI2/I2S2/I2C2/ USART1/ TIM2/21/22	I2C1/2/ LPUART1/ USART4/ UASRT5/TIM21 / EVENTOUT	I2C3/LPUART1/ COMP1/2/ TIM3
	PA0	-	-	TIM2_CH1		USART2_CTS	TIM2_ETR	USART4_TX	COMP1_OUT
	PA1	EVENTOUT		TIM2_CH2		USART2_RTS/ USART2_DE	TIM21_ETR	USART4_RX	-
	PA2	TIM21_CH1		TIM2_CH3		USART2_TX	-	LPUART1_TX	COMP2_OUT
	PA3	TIM21_CH2		TIM2_CH4		USART2_RX	-	LPUART1_RX	-
	PA4	SPI1_NSS	-	-		USART2_CK	TIM22_ETR	-	-
	PA5	SPI1_SCK	-	TIM2_ETR			TIM2_CH1	-	-
	PA6	SPI1_MISO		TIM3_CH1		LPUART1_CTS	TIM22_CH1	EVENTOUT	COMP1_OUT
⋖	PA7	SPI1_MOSI		TIM3_CH2		-	TIM22_CH2	EVENTOUT	COMP2_OUT
Port A	PA8	MCO			EVENTOUT	USART1_CK	-	-	I2C3_SCL
	PA9	MCO		-		USART1_TX	-	I2C1_SCL	I2C3_SMBA
	PA10	-		-		USART1_RX	-	I2C1_SDA	-
	PA11	SPI1_MISO	-	EVENTOUT		USART1_CTS	-	-	COMP1_OUT
	PA12	SPI1_MOSI	-	EVENTOUT		USART1_RTS/ USART1_DE	-	-	COMP2_OUT
	PA13	SWDIO	-		-	-	-	LPUART1_RX	-
	PA14	SWCLK	-	-	-	USART2_TX	-	LPUART1_TX	-
	PA15	SPI1_NSS		TIM2_ETR	EVENTOUT	USART2_RX	TIM2_CH1	USART4_RTS/ USART4_DE	-

				Table 1	7. Alternate	functions port B			
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	Port	SPI1/SPI2/I2S2/ USART1/2/ LPUART1/ LPTIM1/ TIM2/21/22/ EVENTOUT/ SYS_AF	SPI1/SPI2/I2S2/I 2C1/TIM2/21	SPI1/SPI2/I2S2/ LPUART1/ USART5/LPTIM 1/TIM2/3/EVENT OUT/ SYS_AF	I2C1/ EVENTOUT	I2C1/USART1/2/ LPUART1/ TIM3/22/ EVENTOUT	SPI2/I2S2/I2C2/ USART1/ TIM2/21/22	I2C1/2/ LPUART1/ USART4/ UASRT5/TIM21/ EVENTOUT	I2C3/LPUART1/ COMP1/2/ TIM3
	PB0	EVENTOUT		TIM3_CH3		-	-	-	-
	PB1	-		TIM3_CH4		LPUART1_RTS/ LPUART1_DE	-	-	-
	PB2	-	-	LPTIM1_OUT		-	-	-	I2C3_SMBA
	PB3	SPI1_SCK		TIM2_CH2		EVENTOUT	USART1_RTS/ USART1_DE	USART5_TX	-
	PB4	SPI1_MISO		TIM3_CH1		TIM22_CH1	USART1_CTS	USART5_RX	I2C3_SDA
	PB5	SPI1_MOSI		LPTIM1_IN1	I2C1_SMBA	TIM3_CH2/ TIM22_CH2	USART1_CK	USART5_CK, USART5_RTS/ USART5_DE	-
	PB6	USART1_TX	I2C1_SCL	LPTIM1_ETR		-	-	-	-
t B	PB7	USART1_RX	I2C1_SDA	LPTIM1_IN2		-	-	USART4_CTS	-
Port	PB8	-		-		I2C1_SCL	-	-	-
	PB9	-		EVENTOUT	-	I2C1_SDA	SPI2_NSS/ I2S2_WS	-	-
	PB10	-		TIM2_CH3		LPUART1_TX	SPI2_SCK	I2C2_SCL	LPUART1_RX
	PB11	EVENTOUT		TIM2_CH4		LPUART1_RX	-	I2C2_SDA	LPUART1_TX
	PB12	SPI2_NSS/I2S2_WS		LPUART1_RTS/ LPUART1_DE			I2C2_SMBA	EVENTOUT	
	PB13	SPI2_SCK/I2S2_CK		MCO		LPUART1_CTS	I2C2_SCL	TIM21_CH1	-
	PB14	SPI2_MISO/ I2S2_MCK		RTC_OUT		LPUART1_RTS/ LPUART1_DE	I2C2_SDA	TIM21_CH2	-
	PB15	SPI2_MOSI/ I2S2_SD		RTC_REFIN	-	-	-	-	-



777	

				Table 18. Alter	nate function	ns port C			
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
Port		SPI1/SPI2/I2S2/ USART1/2/ LPUART1/ LPTIM1/ TIM2/21/22/ EVENTOUT/ SYS_AF	SPI1/SPI2/I2S2/I2C1/ TIM2/21	SPI1/SPI2/I2S2/ LPUART1/ USART5/ LPTIM1/TIM2/3 /EVENTOUT/SYS_AF	I2C1/ EVENTOUT	I2C1/USART1/2/ LPUART1/ TIM3/22/ EVENTOUT	SPI2/I2S2 /I2C2/ USART1/ TIM2/21/22	I2C1/2/ LPUART1/ USART4/ UASRT5/TIM21/E VENTOUT	I2C3/LPUART1/ COMP1/2/ TIM3
	PC0	LPTIM1_IN1		EVENTOUT				LPUART1_RX	I2C3_SCL
	PC1	LPTIM1_OUT		EVENTOUT				LPUART1_TX	I2C3_SDA
	PC2	LPTIM1_IN2		SPI2_MISO/ I2S2_MCK					
	PC3	LPTIM1_ETR		SPI2_MOSI/ I2S2_SD					
	PC4	EVENTOUT		LPUART1_TX					
	PC5			LPUART1_RX					
U	PC6	TIM22_CH1		TIM3_CH1					
Port C	PC7	TIM22_CH2		TIM3_CH2					
	PC8	TIM22_ETR		TIM3_CH3					
	PC9	TIM21_ETR		TIM3_CH4					I2C3_SDA
	PC10	LPUART1_TX						USART4_TX	
	PC11	LPUART1_RX						USART4_RX	
	PC12			USART5_TX				USART4_CK	
	PC13								
	PC14								
	PC15								

				Table 19. A	Alternate func	tions port D			
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	Port	SPI1/SPI2/I2S2/ USART1/2/ LPUART1/ LPTIM1/ TIM2/21/22/ EVENTOUT/ SYS_AF	SPI1/SPI2/I2S2/I2C1/ TIM2/21	SPI1/SPI2/I2S2/ LPUART1/ USART5/ LPTIM1/TIM2/3 /EVENTOUT/ SYS_AF	I2C1/ EVENTOUT	I2C1/USART1/2/ LPUART1/ TIM3/22/ EVENTOUT	SPI2/I2S2 /I2C2/ USART1/ TIM2/21/22	I2C1/2/ LPUART1/ USART4/ UASRT5/TIM21/E VENTOUT	I2C3/LPUART1/ COMP1/2/TIM3
	PD0	TIM21_CH1	SPI2_NSS/I2S2_WS	-	-	-	-	-	-
	PD1	-	SPI2_SCK/I2S2_CK	-	-	-	-	-	-
	PD2	LPUART1_RTS/ LPUART1_DE		TIM3_ETR	-	-	-	USART5_RX	-
	PD3	USART2_CTS		SPI2_MISO/ I2S2_MCK	-	-	-	-	-
	PD4	USART2_RTS/ USART2_DE	SPI2_MOSI/I2S2_SD	-	-	-	-	-	-
	PD5	USART2_TX	-	-	-	-	-	-	-
	PD6	USART2_RX	-	-	-	-	-	-	1
Port D	PD7	USART2_CK	TIM21_CH2	-	-	-	-	-	ı
	PD8	LPUART1_TX		-	-	-	-	-	-
	PD9	LPUART1_RX		-	-	-	-	-	-
	PD10	1		-	-	-	-	-	-
	PD11	LPUART1_CTS		-	-	-	-	-	-
	PD12	LPUART1_RTS/ LPUART1_DE		-	-	-	-	-	-
	PD13	-		-	-	-	-	-	-
	PD14	-		-	-	-	-	-	-
	PD15			-	-	-	-	-	-





Table 20. Alternate functions port E

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
F	Port	SPI1/SPI2/I2S2/ USART1/2/ LPUART1/LPTI M1/ TIM2/21/22/ EVENTOUT/ SYS_AF	SPI1/SPI2/I2S2/I2C1 /TIM2/21	SPI1/SPI2/I2S2/ LPUART1/ USART5/ LPTIM1/TIM2/3 /EVENTOUT/ SYS_AF	I2C1/ EVENTOUT	I2C1/USART1/2/ LPUART1/ TIM3/22/ EVENTOUT	SPI2/I2S2 /I2C2/ USART1/ TIM2/21/22	I2C1/2/ LPUART1/ USART4/ UASRT5/TIM21/ EVENTOUT	I2C3/LPUART1/ COMP1/2/TIM3
	PE0	-		EVENTOUT	-	-	-	-	-
	PE1	ı		EVENTOUT	1	-	-	-	-
	PE2	-		TIM3_ETR	-	-	-	-	-
	PE3	TIM22_CH1		TIM3_CH1	ı	-	-	-	-
	PE4	TIM22_CH2	-	TIM3_CH2	-	-	-	-	-
	PE5	TIM21_CH1	-	TIM3_CH3	-	-	-	-	-
	PE6	TIM21_CH2	-	TIM3_CH4	-	-	-	-	-
Port E	PE7	-		-	-	-	-	USART5_CK, USART5_RTS/ USART5_DE	-
	PE8	-		-	-	-	-	USART4_TX	-
	PE9	TIM2_CH1		TIM2_ETR	-	-	-	USART4_RX	-
	PE10	TIM2_CH2		-	-	-	-	USART5_TX	-
	PE11	TIM2_CH3	-	-	-	-	-	USART5_RX	-
	PE12	TIM2_CH4	-	SPI1_NSS	-	-	-	-	-
	PE13	-		SPI1_SCK	-	-	-	-	-
	PE14	-		SPI1_MISO	-	-	-	-	-
	PE15	-		SPI1_MOSI	-	-	-	-	-

Pin descriptions

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
1	Port	SPI1/SPI2/ I2S2/USART1/2/ LPUART1/ LPTIM1/ TIM2/21/22/ EVENTOUT/ SYS_AF	SPI1/SPI2/I2S2 /I2C1/TIM2/21	SPI1/SPI2/I2S2/ LPUART1/ USART5/ LPTIM1/TIM2/3/ EVENTOUT/ SYS_AF	I2C1/ EVENTOUT	I2C1/USART1/2/ LPUART1/ TIM3/22/ EVENTOUT	SPI2/I2S2/I2C2/ USART1/ TIM2/21/22	I2C1/2/ LPUART1/ USART4/ UASRT5/TIM21/ EVENTOUT	I2C3/ LPUART1/ COMP1/2/ TIM3
Ŧ	PH0		-	-	-	-	-	-	-
Port	PH1	-	-	-	-	-	-	-	-

STM32L071xx Memory mapping

5 Memory mapping

Refer to the product line reference manual for details on the memory mapping as well as the boundary addresses for all peripherals.



6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3 σ).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 3.6 V (for the 1.65 V \leq V $_{DD}$ \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 12*.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 13.



6.1.6 Power supply scheme

Standby-power circuitry (OSC32,RTC,Wake-up logic, RTC backup registers) Ю GP I/Os Logic Kernel logic (CPU, Digital & Memories) Regulator N × 100 nF + 1 × 10 μ F V_{DDA} V_{DDA} V_{REF+} 100 nF Analog: RC,PLL,COMP, + 1 µF ADC V_{REF} V_{SSA} MSv34740V1

Figure 14. Power supply scheme

6.1.7 Current consumption measurement




Figure 15. Current consumption measurement scheme

6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 22: Voltage characteristics*, *Table 23: Current characteristics*, and *Table 24: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard. Extended mission profiles are available on demand.

Symbol	Definition	Min	Max	Unit
V_{DD} – V_{SS}	External main supply voltage (including V _{DDA} , V _{DDIO2} V _{DD}) ⁽¹⁾	-0.3	4.0	
	Input voltage on FT and FTf pins	V _{SS} -0.3	V _{DD} +4.0	
V _{IN} ⁽²⁾	Input voltage on TC pins	V _{SS} -0.3	4.0	V
VIN'	Input voltage on BOOT0	V _{SS}	V _{DD} +4.0	
	Input voltage on any other pin	V _{SS} -0.3	4.0	
$ \Delta V_{DD} $	Variations between different V _{DDx} power pins	-	50	
V _{DDA} -V _{DDx}	Variations between any V_{DDx} and V_{DDA} power pins ⁽³⁾	-	300	mV
ΔV _{SS}	Variations between all different ground pins including V _{REF-} pin	-	50	
V _{REF+} –V _{DDA}	Allowed voltage difference for V _{REF+} > V _{DDA}	-	0.4	V
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Secti	ion 6.3.11	

Table 22. Voltage characteristics

All main power (V_{DD},, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

^{2.} V_{IN} maximum must always be respected. Refer to *Table 23* for maximum allowed injected current values.

^{3.} It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and device operation. V_{DDIO2} is independent from V_{DD} and V_{DDA} : its value does not need to respect this rule.

Table 23. Current characteristics

Symbol	Ratings	Max.	Unit		
$\Sigma I_{VDD}^{(2)}$	Total current into sum of all V _{DD} power lines (source) ⁽¹⁾	105			
ΣI _{VSS} ⁽²⁾	Total current out of sum of all V _{SS} ground lines (sink) ⁽¹⁾	105			
ΣI _{VDDIO2}	Total current into V _{DDIO2} power line (source)	25			
I _{VDD(PIN)}	Maximum current into each V _{DD} power pin (source) ⁽¹⁾	100			
I _{VSS(PIN)}	Total current into V _{DDIO2} power line (source) Maximum current into each V _{DD} power pin (source) ⁽¹⁾ S(PIN) Maximum current out of each V _{SS} ground pin (sink) ⁽¹⁾ Output current sunk by any I/O and control pin except FTf pins Output current sunk by FTf pins Output current sourced by any I/O and control pin Total output current sunk by sum of all IOs and control pins except PA11 and PA12 ⁽²⁾				
		16			
I _{IO}	Output current sunk by FTf pins	22			
	Output current sourced by any I/O and control pin	-16	mA		
	Total output current sunk by sum of all IOs and control pins except PA11 and PA12 ⁽²⁾	90			
$\Sigma I_{IO(PIN)}$	Total output current sunk by PA11 and PA12	25			
	Total output current sourced by sum of all IOs and control pins ⁽²⁾	-90			
ı	Injected current on FT, FTf, RST and B pins	-5/+0 ⁽³⁾			
I _{INJ(PIN)}	Injected current on TC pin	± 5 ⁽⁴⁾			
ΣΙ _{ΙΝJ(PIN)}	Total injected current (sum of all I/O and control pins) ⁽⁵⁾	± 25			

- All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
- This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
- Positive current injection is not possible on these I/Os. A negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 22* for maximum allowed input voltage values.
- A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 22: Voltage characteristics* for the maximum allowed input voltage values.
- 5. When several inputs are submitted to a current injection, the maximum $\Sigma I_{INJ(PIN)}$ is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 24. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
T _J	Maximum junction temperature	150	°C



6.3 Operating conditions

6.3.1 General operating conditions

Table 25. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	Internal AHB clock frequency	-	0	32	
f _{PCLK1}	Internal APB1 clock frequency	-	0	32	MHz
f _{PCLK2}	Internal APB2 clock frequency	-	0	32	
		BOR detector disabled	1.65	3.6	
V_{DD}	Standard operating voltage	BOR detector enabled, at power-on	1.8	3.6	V
		BOR detector disabled, after power-on	1.65	3.6	
V _{DDA}	Analog operating voltage (all features)	Must be the same voltage as V _{DD} ⁽¹⁾	1.65	3.6	V
V _{DDIO2}	Standard operating voltage	-	1.65	3.6	V
	Input voltage on FT, FTf and RST	2.0 V ≤V _{DD} ≤3.6 V	-0.3	5.5	
\ \/	pins ⁽²⁾	1.65 V ≤V _{DD} ≤2.0 V	-0.3	5.2	v
V _{IN}	Input voltage on BOOT0 pin	-	0	5.5	V
	Input voltage on TC pin	-	-0.3	V _{DD} +0.3	

Table 25. General operating conditions (continued)

Symbol	Parameter	Conditions	Min	Max	Unit
		UFBGA100 package	-	351	
		LQFP100 package	-	488	
		UFBGA64 package	-	308	
		TFBGA64 package	-	313	
	Power dissipation at T _A = 85 °C	LQFP64 package	-	435	
	Power dissipation at T _A = 85 °C (range 6) or T _A =105 °C (rage 7) ⁽³⁾	WLCSP49 package	-	417	
		LQFP48 package	-	370	
		UFQFPN48 package	-	714	
		UFQFPN32 package	-	556	
В		LQFP32 package	-	313 435 417 370 714	mW
P_{D}		UFBGA100 package	-	88	TIIVV
	Power dissipation at T _A = 125 °C (range 3) ⁽³⁾	LQFP100 package	-	122	
		UFBGA64 package	-	77	
		TFBGA64 package	-	78	
		LQFP64 package	-	109	
	(range 3) ⁽³⁾	WLCSP49 package	-	104	
		LQFP48 package	-	93	
		UFQFPN48 package	-	179	
		UFQFPN32 package	-	139	
		LQFP32 package	-	83	
		Maximum power dissipation (range 6)	-40	85	
TA	Temperature range	Maximum power dissipation (range 7)	-40	105	
		Maximum power dissipation (range 3)	-40	125	°c
	Junction temperature range (range 6)	-40 °C ≤T _A ≤85 °	-40	105	
TJ	Junction temperature range (range 7)	-40 °C ≤T _A ≤105 °C	-40	125	
	Junction temperature range (range 3)	-40 °C ≤T _A ≤125 °C	-4 0	130	

^{1.} It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and normal operation.

^{2.} To sustain a voltage higher than V_{DD} +0.3V, the internal pull-up/pull-down resistors must be disabled.

^{3.} If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_J max (see *Table 24: Thermal characteristics on page 59*).

6.3.2 Embedded reset and power control block characteristics

The parameters given in the following table are derived from the tests performed under the ambient temperature condition summarized in *Table 25*.

Table 26. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	V _{DD} rise time rate	BOR detector enabled	0	-	∞	
t _{VDD} ⁽¹⁾	VDD fise time rate	BOR detector disabled	0	-	1000	
, ADD, , ,)/ fall time note	BOR detector enabled	20	-	∞	µs/V
	V _{DD} fall time rate	BOR detector disabled	0	-	1000	
T _{RSTTEMPO} ⁽¹⁾	Dead temperization	V _{DD} rising, BOR enabled	-	2	3.3	ma
RSTTEMPO''	Reset temporization	V _{DD} rising, BOR disabled ⁽²⁾	0.4	0.7	1.6	ms
V	Power-on/power down reset	Falling edge	1	1.5	1.65	
V _{POR/PDR}	threshold	Rising edge	1.3	1.5	1.65	
1/	Drawn aut roast throabald O	Falling edge	1.67	1.7	1.74	
V _{BOR0}	Brown-out reset threshold 0	Rising edge	1.69	1.76	1.8	
1/	Drawn aut roast throabald 1	Falling edge	1.87	1.93	1.97	
V _{BOR1}	Brown-out reset threshold 1	Rising edge	1.96	2.03	2.07	
1/	Brown-out reset threshold 2	Falling edge	2.22	2.30	2.35	
V _{BOR2}		Rising edge	2.31	2.41	2.44	İ
1/	Description of the section of the se	Falling edge	2.45	2.55	2.6	
V _{BOR3}	Brown-out reset threshold 3	Rising edge	2.54	2.66	2.7	
1/	Drawn aut roast throabald 4	Falling edge	2.68	2.8	2.85	
V _{BOR4}	Brown-out reset threshold 4	Rising edge	2.78	2.9	2.95	V
V	Programmable voltage detector	Falling edge	1.8	1.85	1.88	V
V _{PVD0}	threshold 0	Rising edge	1.88	1.94	1.99	
V	DVD throughold 1	Falling edge	1.98	2.04	2.09	
V _{PVD1}	PVD threshold 1	Rising edge	2.08	2.14	2.18	
	DVD three sheet of	Falling edge	2.20	2.24	2.28	
V_{PVD2}	PVD threshold 2	Rising edge	2.28	2.34	2.38	
V	DVD throughold 2	Falling edge	2.39	2.44	2.48	
V _{PVD3}	PVD threshold 3	Rising edge	2.47	2.54	2.58	
V	DVD throshold 4	Falling edge	2.57	2.64	2.69	
V _{PVD4}	PVD threshold 4	Rising edge	2.68	2.74	2.79	1
V	DVD throubold F	Falling edge	2.77	2.83	2.88	
V _{PVD5}	PVD threshold 5	Rising edge	2.87	2.94	2.99	

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	PVD threshold 6	Falling edge	2.97	3.05	3.09	V
V_{PVD6}		Rising edge	3.08	3.15	3.20	
	Hysteresis voltage	BOR0 threshold	-	40	-	
V_{hyst}		All BOR and PVD thresholds excepting BOR0	-	100	ı	mV

Table 26. Embedded reset and power control block characteristics (continued)

6.3.3 Embedded internal reference voltage

The parameters given in *Table 28* are based on characterization results, unless otherwise specified.

Table 27. Embedded internal reference voltage calibration values

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 25 °C V _{DDA} = 3 V	0x1FF8 0078 - 0x1FF8 0079

Table 28. Embedded internal reference voltage⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT out} ⁽²⁾	Internal reference voltage	$-40 ^{\circ}\text{C} < \text{T}_{\text{J}} < +125 ^{\circ}\text{C}$	1.202	1.224	1.242	V
T _{VREFINT}	Internal reference startup time	-	-	2	3	ms
V _{VREF_MEAS}	V _{DDA} and V _{REF+} voltage during V _{REFINT} factory measure	-	2.99	3	3.01	V
A _{VREF_MEAS}	Accuracy of factory-measured V _{REFINT} value ⁽³⁾	Including uncertainties due to ADC and V_{DDA}/V_{REF+} values	ı	1	±5	mV
T _{Coeff} ⁽⁴⁾	Temperature coefficient	-40 °C < T _J < +125 °C	-	25	100	ppm/°C
A _{Coeff} ⁽⁴⁾	Long-term stability	1000 hours, T= 25 °C	-	-	1000	ppm
V _{DDCoeff} ⁽⁴⁾	Voltage coefficient	3.0 V < V _{DDA} < 3.6 V	-	-	2000	ppm/V
T _{S_vrefint} (4)(5)	ADC sampling time when reading the internal reference voltage	-	5	10	-	μs
T _{ADC_BUF} ⁽⁴⁾	Startup time of reference voltage buffer for ADC	-	-	-	10	μs
I _{BUF_ADC} ⁽⁴⁾	Consumption of reference voltage buffer for ADC	-	-	13.5	25	μA
I _{VREF_OUT} ⁽⁴⁾	VREF_OUT output current ⁽⁶⁾	-	-	-	1	μΑ
C _{VREF_OUT} ⁽⁴⁾	VREF_OUT output load	-	-	-	50	pF

^{1.} Guaranteed by characterization results.

^{2.} Valid for device version without BOR at power up. Please see option "D" in Ordering information scheme for more details.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{LPBUF} ⁽⁴⁾	Consumption of reference voltage buffer for VREF_OUT and COMP	-	-	730	1200	nA
V _{REFINT_DIV1} ⁽⁴⁾	1/4 reference voltage	-	24	25	26	
V _{REFINT_DIV2} ⁽⁴⁾	1/2 reference voltage	-	49	50	51	% V _{REFINT}
V _{REFINT_DIV3} ⁽⁴⁾	3/4 reference voltage	-	74	75	76	INEI IIVI

Table 28. Embedded internal reference voltage⁽¹⁾ (continued)

- Refer to Table 40: Peripheral current consumption in Stop and Standby mode for the value of the internal reference current consumption (I_{REFINT}).
- 2. Guaranteed by test in production.
- 3. The internal V_{REF} value is individually measured in production and stored in dedicated EEPROM bytes.
- 4. Guaranteed by design.
- 5. Shortest sampling time can be determined in the application by multiple iterations.
- 6. To guarantee less than 1% VREF_OUT deviation.

6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in *Figure 15: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code if not specified otherwise.

The current consumption values are derived from the tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 25: General operating conditions* unless otherwise specified.

The MCU is placed under the following conditions:

- All I/O pins are configured in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time and prefetch is adjusted depending on fHCLK frequency and voltage range to provide the best CPU performance unless otherwise specified.
- When the peripherals are enabled f_{APB1} = f_{APB2} = f_{APB}
- When PLL is ON, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or HSE = 16 MHz (if HSE bypass mode is used)
- The HSE user clock applied to OSCI_IN input follows the characteristic specified in Table 42: High-speed external user clock characteristics
- For maximum current consumption V_{DD} = V_{DDA} = 3.6 V is applied to all supply pins
- For typical current consumption V_{DD} = V_{DDA} = 3.0 V is applied to all supply pins if not specified otherwise

The parameters given in *Table 49*, *Table 25* and *Table 26* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 25*.



Table 29. Current consumption in Run mode, code with data processing running from Flash memory

Symbol	Parameter	Conditio	on	f _{HCLK} (MHz)	Тур	Max ⁽¹⁾	Unit
			Range3,	1	190	250	
			Vcore=1.2 V	2	345	380	μΑ
			VOS[1:0]=11	4	650	670	
		f _{HSE} = f _{HCLK} up to	Range2,	4	0,8	0,86	
I _{DD} (Run		16MHz included, f _{HSE} = f _{HCLK} /2 above	Vcore=1.5 V	8	1,55	1,7	
		16 MHz (PLL ON) ⁽²⁾	VOS[1:0]=10 16	16	2,95	3,1	mA
	Supply current in Run mode code executed from Flash memory		Range1, Vcore=1.8 V VOS[1:0]=01	8	1,9	2,1	
				16	3,55	3,8	
from Flash memory)				32	6,65	7,2	
memory)	nominasii iliciliory		Range3, Vcore=1.2 V	0,065	39	130	
		MSI clock source		0,524	115	210	μΑ
			VOS[1:0]=11	4,2	700	770	
		HSI clock source	Range2, Vcore=1.5 V VOS[1:0]=10	16	2,9	3,2	m^
		(16MHz)	Range1, Vcore=1.8 V VOS[1:0]=01	32	7,15	7,4	mA

^{1.} Guaranteed by characterization results at 125 $^{\circ}\text{C},$ unless otherwise specified.


^{2.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 30. Current consumption in Run mode vs code type, code with data processing running from Flash memory

Symbol	Parameter		Conditions		f _{HCLK}	Тур	Unit
				Dhrystone		650	
				CoreMark		655	
	Supply I _{DD} current in (Run Run mode, 16 MHz included fuer	Range 3, V _{CORE} =1.2 V, VOS[1:0]=11	Fibonacci	4 MHz	485	μA	
			while(1)		385		
(Run		f _{HSE} = f _{HCLK} up to 16 MHz included, f _{HSE}		while(1), 1WS, prefetch OFF		375	
from Flash	code executed	= f _{HCLK} /2 above 16 MHz (PLL ON) ⁽¹⁾		Dhrystone		6,65	
memory)	from Flash memory	MH2 (PLL ON)		CoreMark		6,9	l mA
	memory		Range 1, V _{CORE} =1.8 V,	Fibonacci	32 MHz	6,75	
		VOS[1:0]=01	while(1)		5,8		
				while(1), prefetch OFF		5,5	

^{1.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Figure 16. I_{DD} vs V_{DD} , at T_A = 25/55/85/105 °C, Run mode, code running from Flash memory, Range 2, HSE, 1WS






Figure 17. I_{DD} vs V_{DD} , at T_A = 25/55/85/105 °C, Run mode, code running from Flash memory, Range 2, HSI16, 1WS

Table 31. Current consumption in Run mode, code with data processing running from RAM

Symbol	Parameter	Conditio	n	f _{HCLK} (MHz)	Тур	Max ⁽¹⁾	Unit
			Range3,	1	175	230	
			Vcore=1.2 V	2	315	360	μΑ
			VOS[1:0]=11	4	570	630	
		f _{HSE} = f _{HCLK} up to	Range2,	4	0,71	0,78	
I (Pup		16 MHz included, $f_{HSE} = f_{HCLK}/2$ above	Vcore=1.5 V	8	1,35	1,6	mA
		16 MHz (PLL ON) ⁽²⁾	VOS[1:0]=10	16	2,7	3	
	Supply current in Run mode code executed from RAM, Flash		Range1, Vcore=1.8 V VOS[1:0]=01	8	1,7	1,9	
				16	3,2	3,7	
I _{DD} (Run from RAM)				32	6,65	7,1	
	memory switched off		Range3, Vcore=1.2 V	0,065	38	98	
		MSI clock		0,524	105	160	μА
			VOS[1:0]=11	4,2	615	710	
		HSI clock source	Range2, Vcore=1.5 V VOS[1:0]=10	16	2,85	3	mΛ
		(16 MHz)	Range1, Vcore=1.8 V VOS[1:0]=01	32	6,85	7,3	mA

^{1.} Guaranteed by characterization results at 125 °C, unless otherwise specified.



2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 32. Current consumption in Run mode vs code type, code with data processing running from RAM⁽¹⁾

Symbol	Parameter	Conditions			f _{HCLK}	Тур	Unit
				Dhrystone		570	
	I _{DD} (Run Run mode, code t _{HSE} = t _{HCLK} up to to to to to to to to	Range 3,	CoreMark	4 MHz	670	μΑ	
		V _{CORE} -1.2 V, VOS[1:0]=11	Fibonacci		410		
I _{DD} (Run from				while(1)		375	
RAM)	RAM, Flash memory switched	$f_{HSE} = f_{HCLK}/2$ above 16 MHz (PLL ON) ⁽²⁾	:	Dhrystone	- - 32 MHz	6,65	
	off	10 MHZ (FLL ON)	Range 1, V _{CORE} =1.8 V,	CoreMark		6,95	
		V _{CORE} =1.6 V, VOS[1:0]=01	Fibonacci	32 1/11 12	5,9	mA	
			while(1)		5,2		

^{1.} Guaranteed by characterization results, unless otherwise specified.

^{2.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 33. Current consumption in Sleep mode

Symbol	Parameter	Condition	-	f _{HCLK} (MHz)	Тур	Max ⁽¹⁾	Unit
			Range3,	1	43,5	110	
			Vcore=1.2 V	2	72	140	
			VOS[1:0]=11	4	130	200	
		f _{HSE} = f _{HCLK} up to	Range2,	4	160	220	
		16 MHz included, f _{HSE} = f _{HCLK} /2 above	Vcore=1.5 V	8	305	380	
		16 MHz (PLL ON) ⁽²⁾	VOS[1:0]=10	16	590	690	
			Range1,	8	370	460	
	Supply current in Sleep mode, Flash		Vcore=1.8 V	16	715	840	
	memory switched		VOS[1:0]=01	32	1650	2000	
	OFF		Range3,	0,065	18	93	
		MSI clock	Vcore=1.2 V	0,524	31,5	110	
			VOS[1:0]=11	4,2	140	230	
		HSI clock source (16 MHz)	Range2, Vcore=1.5 V VOS[1:0]=10	16	665	850	
I _{DD}			Range1, Vcore=1.8 V VOS[1:0]=01	32	1750	2100	
(Sleep)			Range3,	1	57,5	130	μΑ
			Vcore=1.2 V VOS[1:0]=11	2	84	160	
				4	150	220	
		f _{HSE} = f _{HCLK} up to	Range2,	4	170	240	
		16MHz included, $f_{HSE} = f_{HCLK}/2$ above	Vcore=1.5 V	8	315	400	
		16 MHz (PLL ON) ⁽²⁾	VOS[1:0]=10	16	605	710	
			Range1,	8	380	470	
	Supply current in		Vcore=1.8 V	16	730	860	
	Sleep mode, Flash memory switched		VOS[1:0]=01	32	1650	2000	
	ON		Range3,	0,065	29,5	110	
		MSI clock	Vcore=1.2 V	0,524	44,5	120	
			VOS[1:0]=11	4,2	150	240	
		HSI clock source	Range2, Vcore=1.5 V VOS[1:0]=10	16	680	930	
		(16MHz)	Range1, Vcore=1.8 V VOS[1:0]=01	32	1750	2200	

^{1.} Guaranteed by characterization results at 125 $^{\circ}\text{C},$ unless otherwise specified.



2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 34. Current consumption in Low-power run mode

Symbol	Parameter		Condition				Max ⁽¹⁾	Unit
				$T_A = -40 \text{ to } 25^{\circ}\text{C}$		9,45	12	
			MSI clock = 65 kHz,	T _A = 85°C	0,032	14	58	1
			f _{HCLK} = 32 kHz	T _A = 105°C	0,032	21	64	
				T _A = 125°C		36,5	160	
		All peripherals		$T_A = -40 \text{ to } 25^{\circ}\text{C}$		14,5	18	
		OFF, code executed from	MSI clock = 65 kHz,	T _A = 85°C	0,065	19,5	60	
		RAM, Flash	f _{HCLK} = 65kHz	T _A = 105°C	0,003	26	65	
		memory switched OFF, V _{DD} from		T _A = 125°C		42	160	
		1.65 to 3.6 V		$T_A = -40 \text{ to } 25^{\circ}\text{C}$		26,5	30	
				T _A = 55°C		27,5	60	
Supply I _{DD} current in		MSI clock=131 kHz, f _{HCLK} = 131 kHz	T _A = 85°C	0,131	31	66	μA	
		HOLK	T _A = 105°C		37,5	77		
			T _A = 125°C		53,5	170		
(LP Run)	Low-power run mode		MSI clock = 65 kHz, f _{HCLK} = 32 kHz	$T_A = -40 \text{ to } 25^{\circ}\text{C}$	0,032	24,5	34	μΑ
	run mouc			T _A = 85°C		30	82	
				T _A = 105°C	0,032	38,5	90	
				T _A = 125°C		58	120	
		All peripherals		$T_A = -40 \text{ to } 25^{\circ}\text{C}$		30,5	40	
		OFF, code	MSI clock = 65 kHz,	T _A = 85°C	0,065	36,5	88	
		executed from Flash memory,	f _{HCLK} = 65 kHz	T _A = 105°C	0,005	45	96	
		VDD from 1.65 V		T _A = 125°C		64,5	120	
		to 3.6 V		$T_A = -40 \text{ to } 25^{\circ}\text{C}$		45	56	
		MSI clock =	T _A = 55°C		48	96		
			131 kHz,	T _A = 85°C	0,131	51	110	
			f _{HCLK} = 131 kHz	T _A = 105°C		59,5	120	
				T _A = 125°C		79,5	150	

^{1.} Guaranteed by characterization results at 125 °C, unless otherwise specified.






Figure 18. I_{DD} vs V_{DD} , at T_A = 25 °C, Low-power run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS

Table 35. Current consumption in Low-power sleep mode

Symbol	Parameter		Condition	Ì	Тур	Max (1)	Unit
			MSI clock = 65 kHz, f _{HCLK} = 32 kHz, Flash memory OFF	$T_A = -40 \text{ to } 25^{\circ}\text{C}$	4,7	-	
				$T_A = -40 \text{ to } 25^{\circ}\text{C}$	17	24	
		MSI clock = 65 kHz,	T _A = 85°C	19,5	30		
		All peripherals	f _{HCLK} = 32 kHz	T _A = 105°C	23	47	
			T _A = 125°C	32,5	70		
	Supply current in	OFF, code	ted from the mory, V_{DD} MSI clock = 65 kHz, V_{A} The mory, V_{DD} from V_{A} from V_{DD} from V_{DD	$T_A = -40 \text{ to } 25^{\circ}\text{C}$	17	24	
I _{DD} (LP Sleep)	Low-power sleep mode	executed from		T _A = 85°C	20	31	μA
	mode	from 1.65 to 3.6 V		T _A = 105°C	23,5	47	
				T _A = 125°C	32,5	70	
				$T_A = -40 \text{ to } 25^{\circ}\text{C}$	19,5	27	
				T _A = 55°C	20,5	28	
			MSI clock = 131kHz, f _{HCLK} = 131 kHz	T _A = 85°C	22,5	33	
				T _A = 105°C	26	50	
				T _A = 125°C	35	73	

^{1.} Guaranteed by characterization results at 125 °C, unless otherwise specified.




Table 36. Typical and maximum current consumptions in Stop mode

Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit
		$T_A = -40 \text{ to } 25^{\circ}\text{C}$	0,43	1,00	
		T _A = 55°C	0,735	2,50	
I _{DD} (Stop)	Supply current in Stop mode	T _A = 85°C	2,25	4,90	μΑ
		T _A = 105°C	5,3	13,00	
		T _A = 125°C	12,5	28,00	

^{1.} Guaranteed by characterization results at 125 $^{\circ}\text{C},$ unless otherwise specified.

Figure 19. I_{DD} vs V_{DD} , at T_A = 25/55/ 85/105/125 °C, Stop mode with RTC enabled and running on LSE Low drive



1.4E-02 1.2E-02 1.0E-02 8.0E-03 IDD (mA) 6.0E-03 4.0E-03 2.0E-03 VDD (V) 2.6 3.4 3.6 -40 °C **---** 25 °C <u>←</u> 55 °C - 105 °C - 125 °C MSv37847V1

Figure 20. I_{DD} vs V_{DD} , at T_A = 25/55/85/105/125 °C, Stop mode with RTC disabled, all clocks OFF

Table 37. Typical and maximum current consumptions in Standby mode

Symbol	Parameter	Conditi	Тур	Max ⁽¹⁾	Unit	
			$T_A = -40 \text{ to } 25^{\circ}\text{C}$	0,855	1,70	
			T _A = 55 °C	-	2,90	
	Independent watchdog and LSI enabled	T _A = 85 °C	-	3,30		
		5.73 _5. 5.145.53	T _A = 105 °C	-	4,10	
I _{DD}	Supply current in Standby		T _A = 125 °C	-	8,50]
(Standby)	mode		$T_A = -40 \text{ to } 25^{\circ}\text{C}$	0,29	0,60	μA
			T _A = 55 °C	0,32	1,20	
		Independent watchdog and LSI OFF	T _A = 85 °C	0,5	2,30	
		and Edit of t	T _A = 105 °C	0,94	3,00	
			T _A = 125 °C	2,6	7,00	

^{1.} Guaranteed by characterization results at 125 °C, unless otherwise specified

Table 38. Average current consumption during Wakeup

Symbol	parameter	System frequency	Current consumption during wakeup	Unit
		HSI	1	
	DD (Wakeup from Supply current during Wakeup from		0,7	
I _{DD} (Wakeup from Stop)	Supply current during Wakeup from Stop mode	MSI clock = 4,2 MHz	0,7	
13347	otop mean	MSI clock = 1,05 MHz	0,4	
		MSI clock = 65 KHz	0,1	mA
I _{DD} (Reset)	Reset pin pulled down	-	0,21	
I _{DD} (Power-up)	BOR ON	-	0,23	
I _{DD} (Wakeup from	With Fast wakeup set	MSI clock = 2,1 MHz	0,5	
StandBy)	With Fast wakeup disabled	MSI clock = 2,1 MHz	0,12	

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following tables. The MCU is placed under the following conditions:

- \bullet $\,$ all I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked OFF
 - with only one peripheral clocked on

Table 39. Peripheral current consumption in Run or Sleep mode⁽¹⁾

		Typical	consumption, V	/ _{DD} = 3.0 V, T _A =	25 °C	
Per	ripheral	Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	Range 3, V _{CORE} =1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
	CRS	2.5	2	2	2	
	I2C1	11	9.5	7.5	9	
	I2C3	11	9	7	9	
	LPTIM1	10	8.5	6.5	8	
	LPUART1	8	6.5	5.5	6	
	SPI2	9	4.5	3.5	4	
APB1	USART2	14.5	12	9.5	11	μΑ/MHz
APB1	USART4	5	4	3	5	(f _{HCLK})
	USART5	5	4	3	5	
	TIM2	10.5	8.5	7	9	
	TIM3	12	10	8	11	
	TIM6	3.5	3	2.5	2	
	TIM7	3.5	3	2.5	2	
	WWDG	3	2	2	2	
	ADC1 ⁽²⁾	5.5	5	3.5	4	
	SPI1	4	3	3	2.5	
	USART1	14.5	11.5	9.5	12	
APB2	TIM21	7.5	6	5	5.5	μΑ/MHz
APD2	TIM22	7	6	5	6	(f _{HCLK})
	FIREWALL	1.5	1	1	0.5	
	DBGMCU	1.5	1	1	0.5	
	SYSCFG	2.5	2	2	1.5	



Table 39. Peripheral current consumption in Run or Sleep mode⁽¹⁾ (continued)

		Typical	consumption, V	/ _{DD} = 3.0 V, T _A =	25 °C	
Peripheral		Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	Range 3, V _{CORE} =1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
	GPIOA	3.5	3	2.5	2.5	
	GPIOB	3.5	2.5	2	2.5	
Cortex- M0+ core I/O port	GPIOC	8.5	6.5	5.5	7	μΑ/MHz (f _{HCLK})
	GPIOD	1	0.5	0.5	0.5	
	GPIOE	8	6	5	6	
	GPIOH	1.5	1	1	0.5	
	CRC	1.5	1	1	1	
AHB	FLASH	0(3)	0(3)	0(3)	0(3)	μΑ/MHz (f _{HCLK})
	DMA1	10	8	6.5	8.5	('HCLK)
All enabled		204	162	130	202	μΑ/ΜΗz (f _{HCLK})
F	PWR	2.5	2	2	1	μΑ/ΜΗz (f _{HCLK})

Data based on differential I_{DD} measurement between all peripherals OFF an one peripheral with clock enabled, in the following conditions: f_{HCLK} = 32 MHz (range 1), f_{HCLK} = 16 MHz (range 2), f_{HCLK} = 4 MHz (range 3), f_{HCLK} = 64kHz (Low-power run/sleep), f_{APB1} = f_{HCLK}, f_{APB2} = f_{HCLK}, default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling. Not tested in production.

^{2.} HSI oscillator is OFF for this measure.

^{3.} Current consumption is negligible and close to 0 μ A.

Symbol	Derinherel	Typical consum	ption, T _A = 25 °C	Unit
Symbol	Peripheral —	V _{DD} =1.8 V	V _{DD} =3.0 V	- Onit
I _{DD(PVD / BOR)}	-	0.7	1.2	
I _{REFINT}	-	-	1.7	
-	LSE Low drive ⁽²⁾	0.11	0,13	
-	LSI	0.27	0.31	
-	IWDG	0.2	0.3	
-	LPTIM1, Input 100 Hz	0.01	0,01	μА
-	LPTIM1, Input 1 MHz	11	12	
-	LPUART1	-	0,5	
-	RTC	0.16	0,3	

Table 40. Peripheral current consumption in Stop and Standby mode⁽¹⁾

6.3.5 Wakeup time from low-power mode

The wakeup times given in the following table are measured with the MSI or HSI16 RC oscillator. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: the clock source is the clock that was set before entering Sleep mode
- Stop mode: the clock source is either the MSI oscillator in the range configured before entering Stop mode, the HSI16 or HSI16/4.
- Standby mode: the clock source is the MSI oscillator running at 2.1 MHz

All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 25*.

Table 41. Low-power mode wakeup timings

Symbol	Parameter	Conditions	Тур	Max	Unit
t _{WUSLEEP}	Wakeup from Sleep mode	f _{HCLK} = 32 MHz	7	8	
t _{WUSLEEP} Wakeup from Low-power sleep mode,	f _{HCLK} = 262 kHz Flash memory enabled	7	8	Number of clock	
LP	f _{HCLK} = 262 kHz	f _{HCLK} = 262 kHz Flash memory switched OFF	9	10	cycles



^{1.} LPTIM, LPUART peripherals can operate in Stop mode but not in Standby mode.

LSE Low drive consumption is the difference between an external clock on OSC32_IN and a quartz between OSC32_IN and OSC32_OUT.-

Table 41. Low-power mode wakeup timings (continued)

Symbol	Parameter	Conditions	Тур	Max	Unit
		f _{HCLK} = f _{MSI} = 4.2 MHz	5.0	8	
	Wakeup from Stop mode, regulator in Run mode	f _{HCLK} = f _{HSI} = 16 MHz	4.9	7	
		$f_{HCLK} = f_{HSI}/4 = 4 \text{ MHz}$	8.0	11	
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 1	5.0	8	
	t _{WUSTOP} Wakeup from Stop mode, regulator in low-power mode f	f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 2	5.0	8	
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 3	5.0	8	
		f _{HCLK} = f _{MSI} = 2.1 MHz	7.3	13	
t _{WUSTOP}		f _{HCLK} = f _{MSI} = 1.05 MHz	13	23	
		f _{HCLK} = f _{MSI} = 524 kHz	28	38	μs
		f _{HCLK} = f _{MSI} = 262 kHz	51	65	
		f _{HCLK} = f _{MSI} = 131 kHz	100	120	
		f _{HCLK} = MSI = 65 kHz	190	260	
		f _{HCLK} = f _{HSI} = 16 MHz	4.9	7	
		$f_{HCLK} = f_{HSI}/4 = 4 \text{ MHz}$	8.0	11	
		f _{HCLK} = f _{HSI} = 16 MHz	4.9	7	
	Wakeup from Stop mode, regulator in low- power mode, code running from RAM	f _{HCLK} = f _{HSI} /4 = 4 MHz	7.9	10	
		f _{HCLK} = f _{MSI} = 4.2 MHz	4.7	8	
turiozpri	Wakeup from Standby mode FWU bit = 1	f _{HCLK} = MSI = 2.1 MHz	65	130	
twustdby	Wakeup from Standby mode FWU bit = 0	f _{HCLK} = MSI = 2.1 MHz	2.2	3	ms

6.3.6 **External clock source characteristics**

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in Section 6.3.12. However, the recommended clock input waveform is shown in Figure 21.

Table 42. High-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	User external clock source	CSS is ON or PLL is used	1	8	32	MHz
f _{HSE_ext}	frequency	CSS is OFF, PLL not used	0	8	32	MHz
V _{HSEH}	OSC_IN input pin high level voltage		0.7V _{DD}	-	V_{DD}	V
V _{HSEL}	OSC_IN input pin low level voltage		V _{SS}	ı	0.3V _{DD}	V
$t_{w(HSE)} \ t_{w(HSE)}$	OSC_IN high or low time		12	ı	-	ns
t _{r(HSE)}	OSC_IN rise or fall time	-	-	-	20	113
C _{in(HSE)}	OSC_IN input capacitance		-	2.6	-	pF
DuCy _(HSE)	Duty cycle		45	ı	55	%
ΙL	OSC_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	ı	±1	μΑ

^{1.} Guaranteed by design.

 V_{HSEH} 90% 10% V_{HSEL} -T_{HSE} $f_{\mathsf{HSE_ext}}$ EXTERNAL CLOCK SOURCE OSC_IN STM32Lxx ai18232c

Figure 21. High-speed external clock source AC timing diagram

Low-speed external user clock generated from an external source

The characteristics given in the following table result from tests performed using a lowspeed external clock source, and under ambient temperature and supply voltage conditions summarized in Table 25.

Table 43. Low-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User external clock source frequency		1	32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage		0.7V _{DD}	-	V _{DD}	V
V _{LSEL}	OSC32_IN input pin low level voltage	-	V _{SS}	-	0.3V _{DD}	V
t _{w(LSE)}	OSC32_IN high or low time		465	-	-	ns
$\begin{matrix} t_{r(LSE)} \\ t_{f(LSE)} \end{matrix}$	OSC32_IN rise or fall time		-	-	10	113
C _{IN(LSE)}	OSC32_IN input capacitance	-	-	0.6	-	pF
DuCy _(LSE)	Duty cycle	-	45	-	55	%
IL	OSC32_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	μΑ

^{1.} Guaranteed by design, not tested in production




Figure 22. Low-speed external clock source AC timing diagram

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 1 to 25 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 44*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{OSC_IN}	Oscillator frequency	-	1		25	MHz
R _F	Feedback resistor	-	-	200	-	kΩ
G _m	Maximum critical crystal transconductance	Startup	-	-	700	μA /V
t _{SU(HSE)}	Startup time	V _{DD} is stabilized	i	2	1	ms

Table 44. HSE oscillator characteristics⁽¹⁾

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 23*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} . Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website *www.st.com*.




Figure 23. HSE oscillator circuit diagram

^{1.} Guaranteed by design.

Guaranteed by characterization results. t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in Table 45. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions ⁽²⁾	Min ⁽²⁾	Тур	Max	Unit
f _{LSE}	LSE oscillator frequency		-	32.768	-	kHz
		LSEDRV[1:0]=00 lower driving capability	-	-	0.5	
	LSEDRV[1:0]= 01 Maximum critical crystal medium low driving capability		-	-	0.75	uA/V
G _m	transconductance	LSEDRV[1:0] = 10 medium high driving capability	-	-	1.7	μΑνν
		LSEDRV[1:0]=11 higher driving capability	-	-	2.7	
t _{SU(LSE)} ⁽³⁾	Startup time	V _{DD} is stabilized	-	2	-	S

Table 45. LSE oscillator characteristics⁽¹⁾

- Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".
- Guaranteed by characterization results. $t_{SU(LSE)}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer. To increase speed, address a lower-drive quartz with a high- driver mode.

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 24. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.



Guaranteed by design.

6.3.7 Internal clock source characteristics

The parameters given in *Table 46* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 25*.

High-speed internal 16 MHz (HSI16) RC oscillator


Table 46. 16 MHz HSI16 oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI16}	Frequency	V _{DD} = 3.0 V	-	16	-	MHz
TRIM ⁽¹⁾⁽²⁾	HSI16 user-	Trimming code is not a multiple of 16	-	±0.4	0.7	%
TRIM` ´` ´	trimmed resolution	Trimming code is a multiple of 16	-	-	±1.5	%
		V _{DDA} = 3.0 V, T _A = 25 °C	-1 ⁽³⁾	-	1 ⁽³⁾	%
	Accuracy of the factory-calibrated HSI16 oscillator	V _{DDA} = 3.0 V, T _A = 0 to 55 °C	-1.5	-	1.5	%
ACC		V_{DDA} = 3.0 V, T_{A} = -10 to 70 °C	-2	-	2	%
ACC _{HSI16}		V_{DDA} = 3.0 V, T_{A} = -10 to 85 °C	-2.5	-	2	%
	113110 Oscillator	V _{DDA} = 3.0 V, T _A = -10 to 105 °C	-4	-	2	%
		V _{DDA} = 1.65 V to 3.6 V T _A = -40 to 125 °C	-5.45	-	3.25	%
t _{SU(HSI16)} ⁽²⁾	HSI16 oscillator startup time	-	-	3.7	6	μs
I _{DD(HSI16)} ⁽²⁾	HSI16 oscillator power consumption	-	-	100	140	μΑ

The trimming step differs depending on the trimming code. It is usually negative on the codes which are multiples of 16 (0x00, 0x10, 0x20, 0x30...0xE0).

- 2. Guaranteed by characterization results.
- 3. Guaranteed by test in production.

Figure 25. HSI16 minimum and maximum value versus temperature



Low-speed internal (LSI) RC oscillator

Table 47. LSI oscillator characteristics

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI} ⁽¹⁾	LSI frequency	26	38	56	kHz
D _{LSI} ⁽²⁾	LSI oscillator frequency drift 0°C ≤T _A ≤ 85°C	-10	-	4	%
t _{su(LSI)} ⁽³⁾	LSI oscillator startup time	-	-	200	μs
I _{DD(LSI)} ⁽³⁾	LSI oscillator power consumption	-	400	510	nA

- 1. Guaranteed by test in production.
- 2. This is a deviation for an individual part, once the initial frequency has been measured.
- 3. Guaranteed by design.

Multi-speed internal (MSI) RC oscillator

Table 48. MSI oscillator characteristics

Symbol	Parameter	Condition	Тур	Max	Unit
		MSI range 0	65.5	-	
		MSI range 1	131	-	kHz
		MSI range 2	262	-	KI IZ
f _{MSI}	Frequency after factory calibration, done at V _{DD} = 3.3 V and T _A = 25 °C	MSI range 3	524	-	
	TOD ONE CONTROL A	MSI range 4	1.05	-	
		MSI range 5	2.1	-	MHz
		MSI range 6	4.2	-	
ACC _{MSI}	Frequency error after factory calibration	-	±0.5	-	%
	MSI oscillator frequency drift 0 °C ≤T _A ≤85 °C	-	±3	-	
		MSI range 0	- 8.9	+7.0	
		MSI range 1	- 7.1	+5.0	
D _{TEMP(MSI)} ⁽¹⁾		MSI range 2	- 6.4	+4.0	%
	MSI oscillator frequency drift V _{DD} = 3.3 V, − 40 °C ≤T _A ≤110 °C	MSI range 3	- 6.2	+3.0	
	TOD STORY, STORY STORY	MSI range 4	- 5.2	+3.0	
		MSI range 5	- 4.8	+2.0	
		MSI range 6	- 4.7	+2.0	
D _{VOLT(MSI)} ⁽¹⁾	MSI oscillator frequency drift 1.65 V ≤V _{DD} ≤3.6 V, T _A = 25 °C	-	_	2.5	%/V

Table 48. MSI oscillator characteristics (continued)

Symbol	Parameter	Condition	Тур	Max	Unit
		MSI range 0	0.75	-	
I _{DD(MSI)} ⁽²⁾		MSI range 1	1	-	
		MSI range 2	1.5	-	
	MSI oscillator power consumption	MSI range 3	2.5	-	μA
		MSI range 4	4.5	-	
		MSI range 5	8	-	
		MSI range 6	15	-	
		MSI range 0			
		MSI range 1	20	-	
		MSI range 2	15	-	
		MSI range 3	10	-	
4	MSI oscillator startup time	MSI range 4	6	-	
t _{SU(MSI)}		MSI range 5	5	-	- μs
		MSI range 6, Voltage range 1 and 2	3.5	-	
		MSI range 6, Voltage range 3	5	-	
		MSI range 0	-	40	
		MSI range 1	-	20	
		MSI range 2	-	10	
		MSI range 3	-	4	
t _{STAB(MSI)} ⁽²⁾	MSI oscillator stabilization time	MSI range 4	-	2.5	μs
STAB(MSI)	Wor oscillator stabilization time	MSI range 5	-	2	μο
		MSI range 6, Voltage range 1 and 2	-	2	
		MSI range 3, Voltage range 3	-	3	
fo	MSI oscillator frequency overshoot	Any range to range 5	-	4	- MHz
f _{OVER(MSI)}	Mor oscillator frequency overshoot	Any range to range 6	-	6	

^{1.} This is a deviation for an individual part, once the initial frequency has been measured.

^{2.} Guaranteed by characterization results.

6.3.8 PLL characteristics

The parameters given in *Table 49* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 25*.

Table 49. PLL characteristics

Symbol	Parameter		Value		Unit
Symbol	Parameter	Min	Тур	Max ⁽¹⁾	Unit
f	PLL input clock ⁽²⁾	2	-	24	MHz
f _{PLL_IN}	PLL input clock duty cycle	45	-	55	%
f _{PLL_OUT}	PLL output clock	2	-	32	MHz
t _{LOCK}	PLL input = 16 MHz PLL VCO = 96 MHz	-	115	160	μs
Jitter	Cycle-to-cycle jitter	-		±600	ps
I _{DDA} (PLL)	Current consumption on V _{DDA}	-	220	450	
I _{DD} (PLL)	Current consumption on V _{DD}	-	120	150	μΑ

^{1.} Guaranteed by characterization results.

6.3.9 Memory characteristics

RAM memory

Table 50. RAM and hardware registers

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VRM	Data retention mode ⁽¹⁾	STOP mode (or RESET)	1.65	-	-	V

Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware registers (only in Stop mode).

Flash memory and data EEPROM

Table 51. Flash memory and data EEPROM characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
V _{DD}	Operating voltage Read / Write / Erase	-	1.65	-	3.6	٧
+	Programming time for	Erasing	-	3.28	3.94	ms
^t prog	word or half-page	Programming	-	3.28	3.94	1115



^{2.} Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_{PLL_OUT}.

Table of Fractional Memory and data EEF Rem offaractoriones						
Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
	Average current during the whole programming / erase operation		-	500	700	μΑ
I _{DD}	Maximum current (peak) during the whole programming / erase operation	T _A = 25 °C, V _{DD} = 3.6 V	-	1.5	2.5	mA

Table 51. Flash memory and data EEPROM characteristics

Table 52. Flash memory and data EEPROM endurance and retention

0hl	Paramatan.	0	Value	11	
Symbol	Parameter	Conditions Min ⁴		Unit	
	Cycling (erase / write) Program memory	T _A = -40°C to 105 °C	10		
N _{CYC} ⁽²⁾	Cycling (erase / write) EEPROM data memory	1 A = -40 C to 103 C	100	kcycles	
INCYC.	Cycling (erase / write) Program memory	T _A = -40°C to 125 °C	0.2	RCYCIES	
	Cycling (erase / write) EEPROM data memory	1A - 40 0 to 125 0	2		
	Data retention (program memory) after 10 kcycles at T _A = 85 °C	T _{RFT} = +85 °C	30		
	Data retention (EEPROM data memory) after 100 kcycles at T_A = 85 °C	TRET - 100 C	30		
t _{RET} ⁽²⁾	Data retention (program memory) after 10 kcycles at $T_A = 105 ^{\circ}\text{C}$	T _{RFT} = +105 °C		veare	
'RET`	Data retention (EEPROM data memory) after 100 kcycles at T _A = 105 °C	1 RET - +103 G	10	years	
	Data retention (program memory) after 200 cycles at T _A = 125 °C	T _{RET} = +125 °C	10		
	Data retention (EEPROM data memory) after 2 kcycles at T _A = 125 °C	RET - +125 C			

^{1.} Guaranteed by characterization results.

^{1.} Guaranteed by design.

^{2.} Characterization is done according to JEDEC JESD22-A117.

6.3.10 **EMC** characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in Table 53. They are based on the EMS levels and classes defined in application note AN1709.

Symbol Parameter		Parameter Conditions L	
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V_{DD} = 3.3 V, LQFP100, T_A = +25 °C, f_{HCLK} = 32 MHz conforms to IEC 61000-4-2	3B
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	$V_{DD} = 3.3 \text{ V, LQFP100, T}_{A} = +25$ °C, $f_{HCLK} = 32 \text{ MHz}$ conforms to IEC 61000-4-4	4A

Table 53. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and pregualification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the oscillator pins for 1 second.



To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 54. EMI characteristics

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. frequency range at 32 MHz	Unit
		V 3 6 V	0.1 to 30 MHz	-7	
	Peak level	$V_{DD} = 3.6 \text{ V},$ $T_A = 25 ^{\circ}\text{C},$	30 to 130 MHz	14	dΒμV
S _{EMI}	r cak level	LQFP100 package	130 MHz to 1 GHz	9	
		compliant with IEC 61967-2	EMI Level	2	-



6.3.11 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Table 55. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C, conforming to ANSI/JEDEC JS-001	2	2000	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C, conforming to ANSI/ESD STM5.3.1.	C4	500	V

^{1.} Guaranteed by characterization results.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 56. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +125 °C conforming to JESD78A	II level A



6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of $-5 \mu A/+0 \mu A$ range), or other functional failure (for example reset occurrence oscillator frequency deviation).

The test results are given in the Table 57.

Table 57. I/O current injection susceptibility

Symbol		Functional s		
	Description	Negative injection	Positive injection	Unit
	Injected current on BOOT0	-0	NA ⁽¹⁾	
I _{INJ}	Injected current on PA0, PA4, PA5, PC15, PH0 and PH1	-5	0	mA
	Injected current on any other FT, FTf pins	-5 ⁽²⁾	NA ⁽¹⁾	
	Injected current on any other pins	-5 ⁽²⁾	+5	

^{1.} Current injection is not possible.

^{2.} It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

6.3.13 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 58* are derived from tests performed under the conditions summarized in *Table 25*. All I/Os are CMOS and TTL compliant.

Table 58. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL}	Input low level voltage	TC, FT, FTf, RST I/Os	-	-	0.3V _{DD}	
	-	BOOT0 pin	-	-	0.14V _{DD} ⁽¹⁾	
V _{IH}	Input high level voltage	All I/Os	0.7 V _{DD}	-	-	V
\/	I/O Schmitt trigger voltage hysteresis	Standard I/Os	-	10% V _{DD} ⁽³⁾	-	
V _{hys}	(2)	BOOT0 pin	-	0.01	-	
		V _{SS} ≤V _{IN} ≤V _{DD} All I/Os except for PA11, PA12, BOOT0 and FTf I/Os	-	-	±50	
		V _{SS} ≤V _{IN} ≤V _{DD} , PA11 and PA12 I/Os	-	-	-50/+250	nA
		V _{SS} ≤V _{IN} ≤V _{DD} FTf I/Os	-	-	±100	
l _{lkg}	Input leakage current (4)	V _{DD} ≤V _{IN} ≤5 V All I/Os except for PA11, PA12, BOOT0 and FTf I/Os	-	-	200	nA
		V _{DD} ≤V _{IN} ≤5 V FTf I/Os	-	-	500	-
		V _{DD} ≤V _{IN} ≤5 V PA11, PA12 and BOOT0	-	-	10	μА
R _{PU}	Weak pull-up equivalent resistor ⁽⁵⁾	$V_{IN} = V_{SS}$	25	45	65	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽⁵⁾	$V_{IN} = V_{DD}$	25	45	65	kΩ
C _{IO}	I/O pin capacitance	-	-	5	-	pF

^{1.} Guaranteed by characterization.

^{2.} Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results.

^{3.} With a minimum of 200 mV. Guaranteed by characterization results.

^{4.} The max. value may be exceeded if negative current is injected on adjacent pins.

Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).





Figure 26. V_{IH}/V_{IL} versus VDD (CMOS I/Os)

Figure 27. V_{IH}/V_{IL} versus VDD (TTL I/Os)



Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 15 mA with the non-standard V_{OL}/V_{OH} specifications given in *Table 59*.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*:

- The sum of the currents sourced by all the I/Os on V_{DD} , plus the maximum Run consumption of the MCU sourced on V_{DD} , cannot exceed the absolute maximum rating $I_{VDD(\Sigma)}$ (see *Table 23*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating I_{VSS(Σ)} (see *Table 23*).

Output voltage levels

Unless otherwise specified, the parameters given in *Table 59* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 25*. All I/Os are CMOS and TTL compliant.

Table 59. Output voltage characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	CMOS port ⁽²⁾ ,	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	V _{DD} -0.4	-	
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	TTL port ⁽²⁾ , $I_{IO} = + 8 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	0.4	
V _{OH} (3)(4)	Output high level voltage for an I/O pin	TTL port ⁽²⁾ , $I_{IO} = -6 \text{ mA}$ $2.7 \text{ V} \le V_{DD} \le 3.6 \text{ V}$	2.4	-	
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin	I_{IO} = +15 mA 2.7 V \leq V _{DD} \leq 3.6 V	-	1.3	V
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	I_{IO} = -15 mA 2.7 V \leq V _{DD} \leq 3.6 V	V _{DD} -1.3	i	
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin	I _{IO} = +4 mA 1.65 V ≤V _{DD} < 3.6 V	-	0.45	
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	$I_{IO} = -4 \text{ mA}$ 1.65 V \leq V _{DD} \leq 3.6 V	V _{DD} -0.45	-	
V _{OLFM+} (1)(4)	Output low level voltage for an FTf	$I_{IO} = 20 \text{ mA}$ 2.7 V \leq V _{DD} \leq 3.6 V	-	0.4	
VOLFM+```	I/O pin in Fm+ mode	I _{IO} = 10 mA 1.65 V ≤V _{DD} ≤ 3.6 V	-	0.45	

The I_{IO} current sunk by the device must always respect the absolute maximum rating specified in *Table 23*.
 The sum of the currents sunk by all the I/Os (I/O ports and control pins) must always be respected and must not exceed ΣI_{IO(PIN)}.

^{2.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

^{3.} The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in *Table 23*. The sum of the currents sourced by all the I/Os (I/O ports and control pins) must always be respected and must not exceed $\Sigma I_{IO(PIN)}$.

^{4.} Guaranteed by characterization results.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 28* and *Table 60*, respectively.

Unless otherwise specified, the parameters given in *Table 60* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 25*.

Table 60. I/O AC characteristics⁽¹⁾

	Table 60. I/O AC characteristics '7							
OSPEEDRx[1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max ⁽²⁾	Unit		
	£	Maximum frequency ⁽³⁾	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		400	kHz		
00	f _{max(IO)out}	maximum frequency.	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	100	KIZ		
00	t _{f(IO)out}	Output rise and fall time	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	125	ns		
	t _{r(IO)out}	Output rise and fail time	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	320	115		
	f	Maximum frequency ⁽³⁾	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	_	2	MHz		
01	f _{max(IO)out}	maximum frequency.	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	_	0.6	IVITZ		
01	t _{f(IO)out}	Output rise and fall time	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	30	no		
	t _{r(IO)out}	Output rise and fall time	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	65	ns		
	F	Maximum frequency ⁽³⁾	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	10	MHz		
40	F _{max(IO)out}	maximum frequency.	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	2	IVITZ		
10	t _{f(IO)out}	Output rise and fall time	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	13	ns		
	t _{r(IO)out}	Output rise and fall time	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	28	115		
	F	Maximum frequency ⁽³⁾	$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	35	MHz		
11	F _{max(IO)out}	Maximum nequency 7	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	10	IVITIZ		
11	t _{f(IO)out}	Output rise and fall time	$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	6	no		
	t _{r(IO)out}	Output rise and fail time	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	17	ns		
	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	1	MHz		
	t _{f(IO)out}	Output fall time	$C_L = 50 \text{ pF}, V_{DD} = 2.5 \text{ V to } 3.6 \text{ V}$	-	10	ns		
Fm+	t _{r(IO)out}	Output rise time		-	30	115		
configuration ⁽⁴⁾	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	350	KHz		
	t _{f(IO)out}	Output fall time	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 3.6 \text{ V}$	-	15	no		
	t _{r(IO)out}	Output rise time		-	60	ns		
-	t _{EXTIpw}	Pulse width of external signals detected by the EXTI controller	-	8	-	ns		

^{1.} The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the line reference manual for a description of GPIO Port configuration register.

^{4.} When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the line reference manual for a detailed description of Fm+ I/O configuration.



^{2.} Guaranteed by design.

^{3.} The maximum frequency is defined in Figure 28.




Figure 28. I/O AC characteristics definition

6.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU}, except when it is internally driven low (see *Table 61*).

Unless otherwise specified, the parameters given in *Table 61* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 25*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST input low level voltage	-	V_{SS}	-	0.8	
V _{IH(NRST)} ⁽¹⁾	NRST input high level voltage	-	1.4	-	V_{DD}	
V _{OL(NRST)} ⁽¹⁾	NRST output low level	I _{OL} = 2 mA 2.7 V < V _{DD} < 3.6 V	ı	1	- 0.4	٧
VOL(NRST)	voltage	I _{OL} = 1.5 mA 1.65 V < V _{DD} < 2.7 V	ı	1		
V _{hys(NRST)} ⁽¹⁾	NRST Schmitt trigger voltage hysteresis	-	ı	10%V _{DD} ⁽²⁾	ı	mV
R _{PU}	Weak pull-up equivalent resistor ⁽³⁾	$V_{IN} = V_{SS}$	25	45	65	kΩ
V _{F(NRST)} ⁽¹⁾	NRST input filtered pulse	-	-	-	50	ns
V _{NF(NRST)} ⁽¹⁾	NRST input not filtered pulse	-	350	-	-	ns

Table 61. NRST pin characteristics

^{1.} Guaranteed by design.

^{2. 200} mV minimum value

^{3.} The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%.




Figure 29. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The external capacitor must be placed as close as possible to the device.
- The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in Table 61. Otherwise the reset will not be taken into account by the device.

6.3.15 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 62* are derived from tests performed under ambient temperature, f_{PCLK} frequency and V_{DDA} supply voltage conditions summarized in *Table 25: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Table 62. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Analog supply voltage for	Fast channel	1.65	-	3.6	V
V_{DDA}	ADC ON	Standard channel	1.75 ⁽¹⁾	-	3.6	V
V _{REF+}	Positive reference voltage	-	1.65		V_{DDA}	V
V _{REF-}	Negative reference voltage	-	-	0	-	
	Current consumption of the	1.14 Msps	-	200	-	
I _{DDA (ADC)}	ADC on V_{DDA} and V_{REF+}	10 ksps	-	40	-	
	Current consumption of the	1.14 Msps	-	70	-	μA
	ADC on V _{DD} ⁽²⁾	10 ksps	-	1	-	
		Voltage scaling Range 1	0.14	-	16	
f_{ADC}	ADC clock frequency	Voltage scaling Range 2	0.14	-	8	MHz
		Voltage scaling Range 3	0.14	-	4	
f _S ⁽³⁾	Sampling rate	12-bit resolution	0.01	-	1.14	MHz
f _{TRIG} ⁽³⁾	External trigger frequency	f _{ADC} = 16 MHz, 12-bit resolution	-	-	941	kHz
0		-	-	-	17	1/f _{ADC}
V _{AIN}	Conversion voltage range	-	0	-	V _{REF+}	V



Table 62. ADC characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{AIN} ⁽³⁾	External input impedance	See Equation 1 and Table 63 for details	-	-	50	kΩ
R _{ADC} (3)(4)	Sampling switch resistance	-	-	-	1	kΩ
C _{ADC} ⁽³⁾	Internal sample and hold capacitor	-	-	-	8	pF
t _{CAL} (3)(5)	Calibration time	f _{ADC} = 16 MHz		5.2		μs
CAL	Calibration time	•		83		1/f _{ADC}
		ADC clock = HSI16	1.5 ADC cycles + 2 f _{PCLK} cycles	-	1.5 ADC cycles + 3 f _{PCLK} cycles	-
	ADC_DR register write latency	ADC clock = PCLK/2	-	4.5	-	f _{PCLK} cycle
		ADC clock = PCLK/4	-	8.5	-	f _{PCLK} cycle
		$f_{ADC} = f_{PCLK}/2 = 16 \text{ MHz}$		0.266		μs
		$f_{ADC} = f_{PCLK}/2$	8.5			1/f _{PCLK}
t _{latr} ⁽³⁾	Trigger conversion latency	$f_{ADC} = f_{PCLK}/4 = 8 \text{ MHz}$		0.516		μs
		$f_{ADC} = f_{PCLK}/4$		16.5		1/f _{PCLK}
		$f_{ADC} = f_{HSI16} = 16 \text{ MHz}$	0.252	ı	0.260	kΩ kΩ pF μs 1/f _{ADC} f _{PCLK} cycle f _{PCLK} cycle μs 1/f _{PCLK}
Jitter _{ADC}	ADC jitter on trigger conversion	f _{ADC} = f _{HSI16}	-	1	-	1/f _{HSI16}
ts ⁽³⁾	Sampling time	f _{ADC} = 16 MHz	0.093	-	10.03	μs
ι _{S`} ΄	Sampling time	-	1.5	-	160.5	1/f _{ADC}
t _{UP_LDO} (3)(5)	Internal LDO power-up time	-	-	-	10	μs
t _{STAB} (3)(5)	ADC stabilization time	-	14		1/f _{ADC}	
+ (3)	Total conversion time	f _{ADC} = 16 MHz, 12-bit resolution	0.875	-	10.81	μs
t _{ConV} ⁽³⁾	(including sampling time)	12-bit resolution	14 to 173 (t _S for successive			1/f _{ADC}

^{1.} V_{DDA} minimum value can be decreased in specific temperature conditions. Refer to Table 63: R_{AIN} max for f_{ADC} = 16 MHz.

^{2.} A current consumption proportional to the APB clock frequency has to be added (see *Table 39: Peripheral current consumption in Run or Sleep mode*).

^{3.} Guaranteed by design.

Standard channels have an extra protection resistance which depends on supply voltage. Refer to Table 63: R_{AIN} max for f_{ADC} = 16 MHz.

^{5.} This parameter only includes the ADC timing. It does not take into account register access latency.

^{6.} This parameter specifies the latency to transfer the conversion result into the ADC_DR register. EOC bit is set to indicate the conversion is complete and has the same latency.

Equation 1: R_{AIN} max formula

$$R_{AIN} < \frac{T_S}{f_{ADC} \times C_{ADC} \times ln(2^{N+2})} - R_{ADC}$$

The simplified formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 63. R_{AIN} max for $f_{ADC} = 16 \text{ MHz}^{(1)}$

		B may for			R _{AIN} max	for stand	dard chan	nels (kΩ)	
T _s (cycles)	t _S (µs)	R _{AIN} max for fast channels (kΩ)	V _{DD} > 2.7 V	V _{DD} > 2.4 V	V _{DD} > 2.0 V	V _{DD} > 1.8 V	V _{DD} > 1.75 V	V _{DD} > 1.65 V and T _A > -10 °C	V _{DD} > 1.65 V and T _A > 25 °C
1.5	0.09	0.5	< 0.1	NA	NA	NA	NA	NA	NA
3.5	0.22	1	0.2	< 0.1	NA	NA	NA	NA	NA
7.5	0.47	2.5	1.7	1.5	< 0.1	NA	NA	NA	NA
12.5	0.78	4	3.2	3	1	NA	NA	NA	NA
19.5	1.22	6.5	5.7	5.5	3.5	NA	NA	NA	< 0.1
39.5	2.47	13	12.2	12	10	NA	NA	NA	5
79.5	4.97	27	26.2	26	24	< 0.1	NA	NA	19
160.5	10.03	50	49.2	49	47	32	< 0.1	< 0.1	42

^{1.} Guaranteed by design.

Table 64. ADC accuracy⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ET	Total unadjusted error		-	2	4	
EO	Offset error		-	1	2.5	
EG	Gain error		-	1	2	LSB
EL	Integral linearity error		-	1.5	2.5	
ED	Differential linearity error		-	1	1.5	
	Effective number of bits	1.65 V < V _{DDA} = V _{RFF+} < 3.6 V,	10.2	11		
ENOB	Effective number of bits (16-bit mode oversampling with ratio =256) ⁽⁴⁾	range 1/2/3	11.3	12.1	-	bits
SINAD	Signal-to-noise distortion		63	69	-	
	Signal-to-noise ratio		63	69	-	
SNR	SNR Signal-to-noise ratio (16-bit mode oversampling with ratio =256) ⁽⁴⁾		70	76	-	dB
THD	Total harmonic distortion		-	-85	-73	



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ET	Total unadjusted error		-	2	5	
EO	Offset error		-	1	2.5	
EG	Gain error		-	1	2	LSB
EL	Integral linearity error		-	1.5	3	
ED	Differential linearity error	1.65 V < V _{REF+} <v<sub>DDA < 3.6 V, range 1/2/3</v<sub>	-	1	2	
ENOB	Effective number of bits		10.0	11.0	-	bits
SINAD	Signal-to-noise distortion		62	69	-	
SNR	Signal-to-noise ratio		61	69	-	dB
THD	Total harmonic distortion		-	-85	-65	

Table 64. ADC accuracy⁽¹⁾⁽²⁾⁽³⁾ (continued)

- 1. ADC DC accuracy values are measured after internal calibration.
- ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.
 Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 6.3.12 does not affect the ADC accuracy.
- Better performance may be achieved in restricted V_{DDA}, frequency and temperature ranges.
- 4. This number is obtained by the test board without additional noise, resulting in non-optimized value for oversampling mode.




Figure 30. ADC accuracy characteristics

577




Figure 31. Typical connection diagram using the ADC

- 1. Refer to *Table 62: ADC characteristics* for the values of R_{AIN}, R_{ADC} and C_{ADC}.
- $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 32 or Figure 33, depending on whether $V_{\text{REF+}}$ is connected to V_{DDA} or not. The 10 nF capacitors should be ceramic (good quality). They should be placed as close as possible to the chip.




Figure 32. Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})




Figure 33. Power supply and reference decoupling (V_{REF+} connected to V_{DDA})

6.3.16 Temperature sensor characteristics

Table 65. Temperature sensor calibration values

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, V _{DDA} = 3 V	0x1FF8 007A - 0x1FF8 007B
TS_CAL2	TS ADC raw data acquired at temperature of 130 °C, V _{DDA} = 3 V	0x1FF8 007E - 0x1FF8 007F

Table 66. Temperature sensor characteristics

Symbol	Parameter		Тур	Max	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature	-	±1	<u>+2</u>	°C
Avg_Slope ⁽¹⁾	Average slope	1.48	1.61	1.75	mV/°C
V ₁₃₀	Voltage at 130°C ±5°C ⁽²⁾	640	670	700	mV
I _{DDA(TEMP)} (3)	Current consumption	-	3.4	6	μA
t _{START} (3)	Startup time	-	-	10	110
T _{S_temp} ⁽⁴⁾⁽³⁾	ADC sampling time when reading the temperature	10	-	-	μs

^{1.} Guaranteed by characterization results.

- 2. Measured at V_{DD} = 3 V ±10 mV. V130 ADC conversion result is stored in the TS_CAL2 byte.
- 3. Guaranteed by design.
- 4. Shortest sampling time can be determined in the application by multiple iterations.

47/

6.3.17 Comparators

Table 67. Comparator 1 characteristics

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V_{DDA}	Analog supply voltage	-	1.65		3.6	V
V _{IN}	Comparator 1 input voltage range	-	0.6	-	V_{DDA}	V
t _{START}	Comparator startup time	-	-	7	10	ue
td	Propagation delay ⁽²⁾	-	-	3	10	μs
Voffset	Comparator offset	-	-	±3	±10	mV
d _{Voffset} /dt	Comparator offset variation in worst voltage stress conditions	$V_{DDA} = 3.6 \text{ V}, V_{IN+} = 0 \text{ V}, V_{IN-} = V_{REFINT}, T_A = 25 ^{\circ}\text{C}$	0	1.5	10	mV/1000 h
I _{COMP1}	Current consumption ⁽³⁾	-	-	160	260	nA

^{1.} Guaranteed by characterization.

Table 68. Comparator 2 characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
V_{DDA}	Analog supply voltage	-	1.65	-	3.6	V
V _{IN}	Comparator 2 input voltage range	-	0	-	V_{DDA}	V
+ .	Comparator startup time	Fast mode	-	15	20	
t _{START}	Comparator startup time	Slow mode	-	20	25	
4	Propagation delay ⁽²⁾ in slow mode	1.65 V ≤V _{DDA} ≤2.7 V	-	1.8	3.5	μs
t _{d slow}		2.7 V ≤V _{DDA} ≤3.6 V	-	2.5	6	
+	Propagation delay ⁽²⁾ in fast mode	1.65 V ≤V _{DDA} ≤2.7 V	-	0.8	2	
t _{d fast}		2.7 V ≤V _{DDA} ≤3.6 V	-	1.2	4	
V _{offset}	Comparator offset error		-	<u>±4</u>	±20	mV
dThreshold/ dt	Threshold voltage temperature coefficient	$\begin{aligned} &V_{DDA} = 3.3V, T_A = 0 \text{ to } 50 ^{\circ}C, \\ &V = V_{REFINT}, \\ &3/4 V_{REFINT}, \\ &1/2 V_{REFINT}, \\ &1/4 V_{REFINT}. \end{aligned}$	-	15	30	ppm /°C
1	Current consumption ⁽³⁾	Fast mode	-	3.5	5	
I _{COMP2}	Current consumption(*)	Slow mode	-	0.5	2	μA

^{1.} Guaranteed by characterization results.

^{2.} The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

^{3.} Comparator consumption only. Internal reference voltage not included.

^{2.} The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

^{3.} Comparator consumption only. Internal reference voltage (required for comparator operation) is not included.

6.3.18 Timer characteristics

TIM timer characteristics

The parameters given in the *Table 69* are guaranteed by design.

Refer to Section 6.3.13: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions	Min	Max	Unit
t _{res(TIM)}	Timer resolution time		1	-	t _{TIMxCLK}
		f _{TIMxCLK} = 32 MHz	31.25	-	ns
f _{EXT} Timer external clock freq to CH4	Timer external clock frequency on CH1		0	f _{TIMxCLK} /2	MHz
	to CH4	f _{TIMxCLK} = 32 MHz	0	16	MHz
Res _{TIM}	Timer resolution	-		16	bit
	16-bit counter clock period when	-	1	65536	t _{TIMxCLK}
COUNTLIX	internal clock is selected (timer's prescaler disabled)	f _{TIMxCLK} = 32 MHz	0.0312	2048	μs
	Maximum possible count	-	-	65536 × 65536	t _{TIMxCLK}
t _{MAX_COUNT}	Maximum possible count	f _{TIMxCLK} = 32 MHz	-	134.2	s

Table 69. TIMx characteristics⁽¹⁾

6.3.19 Communications interfaces

I²C interface characteristics

The I²C interface meets the timings requirements of the I²C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I^2C timing requirements are guaranteed by design when the I^2C peripheral is properly configured (refer to the reference manual for details). The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and VDDIOx is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement (refer to Section 6.3.13: I/O port characteristics for the I2C I/Os characteristics).

All I²C SDA and SCL I/Os embed an analog filter (see *Table 70* for the analog filter characteristics).

^{1.} TIMx is used as a general term to refer to the TIM2, TIM6, TIM21, and TIM22 timers.

The analog spike filter is compliant with I²C timings requirements only for the following voltage ranges:

- Fast mode Plus: 2.7 V ≤V_{DD} ≤3.6 V and voltage scaling Range 1
- Fast mode:
 - 2 V ≤V_{DD} ≤3.6 V and voltage scaling Range 1 or Range 2.
 - V_{DD} < 2 V, voltage scaling Range 1 or Range 2, C_{load} < 200 pF.

In other ranges, the analog filter should be disabled. The digital filter can be used instead.

Note: In Standard mode, no spike filter is required.

Table 70. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
t _{AF} Maximum pulse width of spikes that are suppressed by the analog filter	Range 1		100 ⁽³⁾		
		Range 2	50 ⁽²⁾	-	ns
	3	Range 3		-	

- 1. Guaranteed by characterization results.
- 2. Spikes with widths below t_{AF(min)} are filtered.
- 3. Spikes with widths above $t_{AF(max)}$ are not filtered

SPI characteristics

Unless otherwise specified, the parameters given in the following tables are derived from tests performed under ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 25*.

Refer to Section 6.3.12: I/O current injection characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 71. SPI characteristics in voltage Range 1 (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit						
f _{SCK} 1/t _{c(SCK)}			Master mode								16	
		Slave mode receiver	-	-	16							
	SPI clock frequency	Slave mode Transmitter 1.71 <v<sub>DD<3.6V</v<sub>	-	-	12 ⁽²⁾	MHz						
		Slave mode Transmitter 2.7 <v<sub>DD<3.6V</v<sub>	-	-	16 ⁽²⁾							
Duty _(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%						



Table 71. SPI characteristics in voltage Range 1 ⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4*Tpclk	-	-	
t _{h(NSS)}	NSS hold time	Slave mode, SPI presc = 2	2*Tpclk	-	-	
$t_{w(SCKH)} \ t_{w(SCKL)}$	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+	
t _{su(MI)}	Data input setup time	Master mode	0	-	-	
t _{su(SI)}	- Data input setup time	Slave mode	3	-	-	
t _{h(MI)}	- Data input hold time	Master mode	7	-	-	
t _{h(SI)}	Data iriput riolu tirrie	Slave mode	3.5	-	-	ns
t _{a(SO}	Data output access time	Slave mode	15	-	36	
t _{dis(SO)}	Data output disable time	Slave mode	10	-	30	
+		Slave mode 1.65 V <v<sub>DD<3.6 V</v<sub>	-	18	41	
t _{v(SO)}	Data output valid time	Slave mode 2.7 V <v<sub>DD<3.6 V</v<sub>	-	18	25	
t _{v(MO)}		Master mode	-	4	7	
t _{h(SO)}	Data output hold time	Slave mode	10	-	-	
t _{h(MO)}	Data output Hold tillle	Master mode	0	-	-	

^{1.} Guaranteed by characterization results.

^{2.} The maximum SPI clock frequency in slave transmitter mode is determined by the sum of $t_{v(SO)}$ and $t_{su(MI)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)} = 0$ while $\text{Duty}_{(SCK)} = 50\%$.

Table 72. SPI characteristics in voltage Range 2 (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode			8	
f _{SCK} 1/t _{c(SCK)}	SPI clock frequency	Slave mode Transmitter 1.65 <v<sub>DD<3.6V</v<sub>	_	-	8	MHz
(SCK)		Slave mode Transmitter 2.7 <v<sub>DD<3.6V</v<sub>			8 ⁽²⁾	
Duty _(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4*Tpclk	-	-	
t _{h(NSS)}	NSS hold time	Slave mode, SPI presc = 2	2*Tpclk	-	-	
$t_{w(SCKH)}$ $t_{w(SCKL)}$	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+2	
t _{su(MI)}	Data input actus time	Master mode	0	-	-	
t _{su(SI)}	Data input setup time	Slave mode	3	-	-	
t _{h(MI)}	Data input hold time	Master mode	11	-	-	
t _{h(SI)}	Data input noid time	Slave mode	4.5	-	-	ns
t _{a(SO}	Data output access time	Slave mode	18	-	52	
t _{dis(SO)}	Data output disable time	Slave mode	12	-	42	
t _{v(SO)}	Data output valid time	Slave mode	-	20	56.5	
t _{v(MO)}		Master mode	-	5	9	
t _{h(SO)}	Data output hold time	Slave mode	13	-	-	
t _{h(MO)}	Data output noid time	Master mode	3	-	-	

^{1.} Guaranteed by characterization results.

^{2.} The maximum SPI clock frequency in slave transmitter mode is determined by the sum of $t_{v(SO)}$ and $t_{su(MI)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)} = 0$ while Duty_(SCK) = 50%.

Table 73. SPI characteristics in voltage Range 3 (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f _{SCK}	CDI plank fraguancy	Master mode	Master mode		2	2	MHz
1/t _{c(SCK)}	SPI clock frequency	Slave mode	-	-	2 ⁽²⁾	IVITZ	
Duty _(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%	
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4*Tpclk	-	-		
t _{h(NSS)}	NSS hold time	Slave mode, SPI presc = 2	2*Tpclk	-	-		
t _{w(SCKH)}	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+2		
t _{su(MI)}	Data input setup time	Master mode	1.5	-	-		
t _{su(SI)}		Slave mode	6	-	-		
t _{h(MI)}	Data input hold time	Master mode	13.5	-	-		
t _{h(SI)}	Data input noid time	Slave mode	16	-	-	ns	
t _{a(SO}	Data output access time	Slave mode	30	-	70		
t _{dis(SO)}	Data output disable time	Slave mode	40	-	80		
t _{v(SO)}	Data output valid time	Slave mode	-	30	70		
t _{v(MO)}	Bata datpat vana time	Master mode	-	7	9		
t _{h(SO)}	Data autout hald time	Slave mode	25	-	-		
t _{h(MO)}	Data output hold time	Master mode	8	-	-		

^{1.} Guaranteed by characterization results.

The maximum SPI clock frequency in slave transmitter mode is determined by the sum of t_{v(SO)} and t_{su(MI)} which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having t_{su(MI)} = 0 while Duty_(SCK) = 50%.






Figure 34. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

Electrical characteristics STM32L071xx




Figure 36. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

I2S characteristics

Table 74. I2S characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCK}	I2S Main clock output	-	256 x 8K	256xFs ⁽²⁾	MHz
f	ICC aloak fraguanay	Master data: 32 bits	-	64xFs	MHz
f _{CK}	I2S clock frequency	Slave data: 32 bits	-	64xFs	IVI□∠
D _{CK}	I2S clock frequency duty cycle	Slave receiver	30	70	%
t _{v(WS)}	WS valid time	Master mode	-	15	
t _{h(WS)}	WS hold time	WS hold time Master mode		-	
t _{su(WS)}	WS setup time	Slave mode	6	-	
t _{h(WS)}	WS hold time	Slave mode	2	-	
t _{su(SD_MR)}	Data input setup time	Master receiver	0	-	
t _{su(SD_SR)}	Data input setup time	Slave receiver	6.5	-	ns
t _{h(SD_MR)}	Data input hold time	Master receiver	18	-	113
t _{h(SD_SR)}	Data input noid time	Slave receiver	15.5	-	
t _{v(SD_ST)}	Data output valid time	Slave transmitter (after enable edge)	-	77	
t _{v(SD_MT)}	Data Output valid tillie	Master transmitter (after enable edge)		8	
t _{h(SD_ST)}	Data output hold time	Slave transmitter (after enable edge)	18	-	
t _{h(SD_MT)}	Data output noid time	Master transmitter (after enable edge)	1.5	-	

^{1.} Guaranteed by characterization results.

Note:

Refer to the I2S section of the product reference manual for more details about the sampling frequency (Fs), f_{MCK} , f_{CK} and D_{CK} values. These values reflect only the digital peripheral behavior, source clock precision might slightly change them. DCK depends mainly on the ODD bit value, digital contribution leads to a min of (I2SDIV/(2*I2SDIV+ODD) and a max of (I2SDIV+ODD)/(2*I2SDIV+ODD). Fs max is supported for each mode/condition.



^{2. 256}xFs maximum value is equal to the maximum clock frequency.

Electrical characteristics STM32L071xx




Figure 37. I²S slave timing diagram (Philips protocol)⁽¹⁾

- 1. Measurement points are done at CMOS levels: $0.3 \times V_{DD}$ and $0.7 \times V_{DD}$.
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 38. I²S master timing diagram (Philips protocol)⁽¹⁾


- 1. Guaranteed by characterization results.
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

STM32L071xx Package information

7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status *are available at www.st.com.* ECOPACK is an ST trademark.

7.1 LQFP100 package information



1. Drawing is not to scale. Dimensions are in millimeters.

Table 75. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data


Symbol		millimeters			inches ⁽¹⁾	
	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059

Table 75. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.000	-	-	0.4724	-
Е	15.800	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	-	12.000	-	-	0.4724	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
ccc	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 40. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat recommended footprint



1. Dimensions are expressed in millimeters.

Device marking for LQFP100

The following figure gives an example of topside marking versus pin 1 position identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.





Figure 41. LQFP100 marking example (package top view)

^{1.} Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

7.2 UFBGA100 package information

Figure 42. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package outline



^{1.} Drawing is not to scale.

Table 76. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data

Symbol	millimeters			illimeters inches ⁽¹⁾		
Syllibol	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	-	-	0.600	-	-	0.0236
A1	-	-	0.110	-	-	0.0043
A2	-	0.450	-	-	0.0177	-
A3	-	0.130	-	-	0.0051	0.0094
A4	-	0.320	-	-	0.0126	-
b	0.240	0.290	0.340	0.0094	0.0114	0.0134
D	6.850	7.000	7.150	0.2697	0.2756	0.2815
D1	-	5.500	-	-	0.2165	-
E	6.850	7.000	7.150	0.2697	0.2756	0.2815
E1	-	5.500	-	-	0.2165	-
е	-	0.500	-	-	0.0197	-
Z	-	0.750	-	-	0.0295	-

STM32L071xx Package information

Table 76. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data (continued)

Symbol	millimeters				inches ⁽¹⁾	
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
ddd	-	-	0.080	-	-	0.0031
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 43. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package recommended footprint




Table 77. UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)

Dimension	Recommended values
Pitch	0.5
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.280 mm
Stencil thickness	Between 0.100 mm and 0.125 mm

7.3 LQFP64 package information




Figure 44. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline

1. Drawing is not to scale.

Table 78. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data

Symbol	millimeters				inches ⁽¹⁾	
	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	-	12.000	-	-	0.4724	-
D1	-	10.000	-	-	0.3937	-
D3	-	7.500	-	-	0.2953	-
Е	-	12.000	-	-	0.4724	-
E1	-	10.000	-	-	0.3937	-




Table 78. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
E3	-	7.500	-	-	0.2953	-
е	-	0.500	-	-	0.0197	-
K	0°	3.5°	7°	0°	3.5°	7°
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
ccc	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 45. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint



1. Dimensions are expressed in millimeters.

Device marking for LQFP64

The following figure gives an example of topside marking versus pin 1 position identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.





Figure 46. LQFP64 marking example (package top view)

^{1.} Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

STM32L071xx Package information

7.4 UFBGA64 package information

Figure 47. UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid array package outline



1. Drawing is not to scale.

Table 79. UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid array package mechanical data

sum gradural processor morning and a (1)							
Symbol	millimeters				inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max	
Α	0.460	0.530	0.600	0.0181	0.0209	0.0236	
A1	0.050	0.080	0.110	0.0020	0.0031	0.0043	
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197	
A3	0.080	0.130	0.180	0.0031	0.0051	0.0071	
A4	0.270	0.320	0.370	0.0106	0.0126	0.0146	
b	0.170	0.280	0.330	0.0067	0.0110	0.0130	
D	4.850	5.000	5.150	0.1909	0.1969	0.2028	
D1	3.450	3.500	3.550	0.1358	0.1378	0.1398	
Е	4.850	5.000	5.150	0.1909	0.1969	0.2028	
E1	3.450	3.500	3.550	0.1358	0.1378	0.1398	
е	-	0.500	-	-	0.0197	-	
F	0.700	0.750	0.800	0.0276	0.0295	0.0315	

Table 79. UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid array package mechanical data (continued)

Symbol	millimeters			millimeters inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
ddd	-	-	0.080	-	-	0.0031
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 48. UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid array package recommended footprint





Table 80. UFBGA64 recommended PCB design rules (0.5 mm pitch BGA)

Dimension	Recommended values
Pitch	0.5
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.280 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.100 mm

STM32L071xx Package information

7.5 TFBGA64 package information

Figure 49. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball grid array package outline



1. Drawing is not to scale.

Table 81. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball grid array package outline

Symbol	millimeters						inches ⁽¹⁾	
	Min	Тур	Max	Min	Тур	Max		
Α	-	-	1.200	-	-	0.0472		
A1	0.150	-	-	0.0059	-	-		
A2	-	0.200	-	-	0.0079	-		
A4	-	-	0.600	-	-	0.0236		
b	0.250	0.300	0.350	0.0098	0.0118	0.0138		
D	4.850	5.000	5.150	0.1909	0.1969	0.2028		
D1	-	3.500	-	-	0.1378	-		
Е	4.850	5.000	5.150	0.1909	0.1969	0.2028		
E1	-	3.500	-	-	0.1378	-		
е	-	0.500	-	-	0.0197	-		
F	-	0.750	-	-	0.0295	-		

Table 81. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball grid array package outline (continued)

Symbol	millimeters		millimeters		inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
ddd	-	-	0.080	-	-	0.0031
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 50. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball ,grid array recommended footprint




Table 82. TFBGA64 recommended PCB design rules (0.5 mm pitch BGA)

Dimension	Recommended values
Pitch	0.5
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.280 mm
Stencil thickness	Between 0.100 mm and 1.125 mm
Pad trace width	0.100 mm

Device marking for TFBGA64

The following figure gives an example of topside marking versus ball A 1 position identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.

Product identification⁽¹⁾

Date code = Year + week
Y WW

Revision code


MSv39397V1

Figure 51. TFBGA64 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

7.6 WLCSP49 package information

Figure 52. WLCSP49 - 49-pin, 3.294 x 3.258 mm, 0.4 mm pitch wafer level chip scale package outline



1. Drawing is not to scale.

STM32L071xx Package information

Table 83. WLCSP49 - 49-pin, 3.294 x 3.258 mm, 0.4 mm pitch wafer level chip scale package mechanical data

Symbol		millimeters	<u>,</u>		inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.525	0.555	0.585	0.0207	0.0219	0.0230
A1	-	0.175	-	-	0.0069	-
A2	-	0.380	-	-	0.0150	-
A3 ⁽²⁾	-	0.025	-	-	0.0010	-
b ⁽³⁾	0.220	0.250	0.280	0.0087	0.0098	0.0110
D	3.259	3.294	3.329	0.1283	0.1297	0.1311
Е	3.223	3.258	3.293	0.1269	0.1283	0.1296
е	-	0.400	-	-	0.0157	-
e1	-	2.400	-	-	0.0945	-
e2	-	2.400	-	-	0.0945	-
F	-	0.447	-	-	0.0176	-
G	-	0.429	-	-	0.0169	-
aaa	-	-	0.100	-	-	0.0039
bbb	-	-	0.100	-	-	0.0039
ccc	-	-	0.100	-	-	0.0039
ddd	-	-	0.050	-	-	0.0020
eee	-	-	0.050	-	-	0.0020

- 1. Values in inches are converted from mm and rounded to 4 decimal digits.
- 2. Back side coating
- 3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

Figure 53. WLCSP49 - 49-pin, 3.294 x 3.258 mm, 0.4 mm pitch wafer level chip scale recommended footprint




Table 84. WLCSP49 recommended PCB design rules (0.4 mm pitch)

Dimension Recommended values	
Pitch	0.4
Dpad	260 µm max. (circular)
Прац	220 µm recommended
Dsm 300 μm min. (for 260 μm diameter pad)	
PCB pad design	Non-solder mask defined via underbump allowed.

Device marking for WLCSP49

The following figure gives an example of topside marking versus ball A 1 position identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.

Ball 1 indentifier

Product identification⁽¹⁾


LO71CZL

Revision code

Figure 54. WLCSP49 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

MSv39398V1



7.7 LQFP48 package information

Figure 55. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline


1. Drawing is not to scale.

Table 85. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data

Cumbal	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.500	-	-	0.2165	-
Е	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.500	-	-	0.2165	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
CCC	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 56. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat recommended footprint



1. Dimensions are expressed in millimeters.

Device marking for LQFP48

The following figure gives an example of topside marking versus pin 1 position identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.

Product identification⁽¹⁾

STM32L

Date code

Y W W

Revision code


MSv36160V2

Figure 57. LQFP48 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

7.8 UFQFPN48 package information

Figure 58. UFQFPN48 - 48 leads, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package outline



1. Drawing is not to scale.

132/148


- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- 3. There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.

Table 86. UFQFPN48 - 48 leads, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package mechanical data

0	ObI		millimeters		inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
D	6.900	7.000	7.100	0.2717	0.2756	0.2795
E	6.900	7.000	7.100	0.2717	0.2756	0.2795
D2	5.500	5.600	5.700	0.2165	0.2205	0.2244
E2	5.500	5.600	5.700	0.2165	0.2205	0.2244
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
Т	-	0.152	-	-	0.0060	-
b	0.200	0.250	0.300	0.0079	0.0098	0.0118
е	-	0.500	-	-	0.0197	-
ddd	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 59. UFQFPN48 - 48 leads, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package recommended footprint



^{1.} Dimensions are expressed in millimeters.

Device marking for UFQFPN48

The following figure gives an example of topside marking versus pin 1 position identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.

Product identification⁽¹⁾ **STM35F017** CZUL Date code \mathbf{W} Revision code Pin 1 indentifier Ŕ MSv62437V1

Figure 60. UFQFPN48 marking example (package top view)

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



STM32L071xx Package information

7.9 LQFP32 package information

SEATING PLANE С 0.25 mm GAUGE PLANE С CCC D A D1 D3 16 \blacksquare ⊞ --₩-П -------____9 PIN 1 IDENTIFICATION 5V_ME_V2

Figure 61. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline


1. Drawing is not to scale.

Table 87. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data

Symbol		millimeters		inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.300	0.370	0.450	0.0118	0.0146	0.0177
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.600	-	-	0.2205	-
Е	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.600	-	-	0.2205	-
е	-	0.800	-	-	0.0315	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.100	-	-	0.0039

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 62. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat recommended footprint



1. Dimensions are expressed in millimeters.

Device marking for LQFP32

The following figure gives an example of topside marking versus pin 1 position identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.

Product identification (1)

Pin 1 indentifier

Revision code


MSv37839V1

Figure 63. LQFP32 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

7.10 UFQFPN32 package information

Figure 64. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package outline



- 1. Drawing is not to scale.
- 2. There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this backside pad to PCB ground.


477

Table 88. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package mechanical data

		millimeters		inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
А	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	-	-	0.050	-	-	0.0020
A3	-	0.152	-	-	0.0060	-
b	0.180	0.230	0.280	0.0071	0.0091	0.0110
D	4.900	5.000	5.100	0.1929	0.1969	0.2008
D1	3.400	3.500	3.600	0.1339	0.1378	0.1417
D2	3.400	3.500	3.600	0.1339	0.1378	0.1417
E	4.900	5.000	5.100	0.1929	0.1969	0.2008
E1	3.400	3.500	3.600	0.1339	0.1378	0.1417
E2	3.400	3.500	3.600	0.1339	0.1378	0.1417
е	-	0.500	-	-	0.0197	-
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
ddd	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 65. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat recommended footprint



1. Dimensions are expressed in millimeters.

Device marking for UFQFPN32

The following figure gives an example of topside marking versus pin 1 position identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.

Product identification⁽¹⁾

LO71KZL

Date code

Y

Revision code

Figure 66. UFQFPN32 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



MSv36159V1

STM32L071xx Package information

7.11 Thermal characteristics

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$\mathsf{P}_\mathsf{I/O} \; \mathsf{max} = \Sigma \; (\mathsf{V}_\mathsf{OL} \times \mathsf{I}_\mathsf{OL}) + \Sigma ((\mathsf{V}_\mathsf{DD} - \mathsf{V}_\mathsf{OH}) \times \mathsf{I}_\mathsf{OH}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Table 89. Thermal characteristics

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient UFQFPN32 - 5 x 5 mm / 0.5 mm pitch	36	
	Thermal resistance junction-ambient LQFP32 - 7 x 7 mm / 0.8 mm pitch	60	
	Thermal resistance junction-ambient LQFP48 - 7 x 7 mm / 0.5 mm pitch	54	
	Thermal resistance junction-ambient UFQFPN48 - 7 x 7 mm / 0.5 mm pitch	28	
Θ_{JA}	Thermal resistance junction-ambient WLCSP49 - 0.4 mm pitch	48	°C/W
SJA	Thermal resistance junction-ambient TFBGA64 - 5 x 5 mm / 0.5 mm pitch	64	
	Thermal resistance junction-ambient UFBGA64 - 5 x 5 mm / 0.5 mm pitch	65	
	Thermal resistance junction-ambient LQFP64 - 10 x 10 mm / 0.5 mm pitch	46	
	Thermal resistance junction-ambient28 LQFP100 - 14 x 14 mm / 0.5 mm pitch	41	
	Thermal resistance junction-ambient UFBGA100 - 7 x 7 mm / 0.5 mm pitch	57	






Figure 67. Thermal resistance


7.11.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.



STM32L071xx Ordering information

8 Ordering information



TR = tape and reel

No character = tray or tube

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.



Revision history STM32L071xx

9 Revision history

Table 90. Document revision history

Date Revision	Changes
02-Sep-2015 1 Initial releas	е
Changed co Updated dat Modified ultr In Table 15: - changed p pin 24, LC WLCSP48 - Added not In Section 6 values guara Updated Δ\Characteristi Updated fTR Table 62: AL Added Secti Updated Fig ultra fine pitt LQPF100 - mechanical Added Secti marking for Section: De	Infidentiality level to public. It is asheet status to "production data". It is alow-power platform features on cover page. It is a low-power page. It is a low-power platform features on cover page. It is a low-power page. It is a low-power page. It is a low-power page. I

STM32L071xx Revision history

Table 90. Document revision history (continued)

Date	Revision	Changes
22-Mar-2016	3	Updated number of SPIs on cover page and in <i>Table 2: Ultra-low-power STM32L071xx device features and peripheral counts</i> . Changed minimum comparator supply voltage to 1.65 V on cover page. Added number of fast and standard channels in <i>Section 3.11:</i> Analog-to-digital converter (ADC). Updated Section 3.15.2: Universal synchronous/asynchronous receiver transmitter (USART) and Section 3.15.4: Serial peripheral interface (SPI)/Inter-integrated sound (I2S) to mention the fact that USARTs with synchronous mode feature can be used as SPI master interfaces. Added baudrate allowing to wake up the MCU from Stop mode in Section 3.15.2: Universal synchronous/asynchronous receiver transmitter (USART) and Section 3.15.3: Low-power universal asynchronous receiver transmitter (UPUART). Changed V _{DDA} minimum value to 1.65 V in Table 25: General operating conditions. Section 6.3.15: 12-bit ADC characteristics: — Table 62: ADC characteristics: Distinction made between V _{DDA} for fast and standard channels; added note 1. Added note 4. related to R _{ADC} . Updated f _{TRIG} . and V _{AIN} maximum value. Updated t _S and t _{CONV} . Added V _{REF+} . — Updated equation 1 description. — Updated Table 63: R _{AIN} max for f _{ADC} = 16 MHz for f _{ADC} = 16 MHz and distinction made between fast and standard channels. Added Table 87: USART/LPUART characteristics.

Revision history STM32L071xx

Table 90. Document revision history (continued)

Date	Revision	Changes
14-Sep-2017	4	Memories and I/Os moved after Core in Features. Table 2: Ultra-low-power STM32L071xx device features and peripheral counts: changed number of USART for LQFP32/UFQFPN32 and added note 3. Removed column "I/O operation" from Table 3: Functionalities depending on the operating power supply range and added note related to GPIO speed. In Section 5: Memory mapping, replaced memory mapping schematic by reference to the reference manual. Update note related to PA11/12 below Figure 3: STM32L071xx LQFP100 pinout, Figure 4: STM32L071xx UFBGA100 ballout, Figure 5: STM32L071xx LQFP64 pinout, Figure 6: STM32L071xx UFBGA64/TFBGA64 ballout, Figure 7: STM32L071xx UFBGA64/TFBGA64 ballout, Figure 7: STM32L071xx UFGFP48 pinout and Figure 11: STM32L071xx UFQFPN32 pinout. Updated Figure 7: STM32L071xx WLCSP49 ballout. Added mission profile compliance with JEDEC JESD47 in Section 6.2: Absolute maximum ratings. Removed CRS from Table 39: Peripheral current consumption in Run or Sleep mode. Updated minimum and maximum values of I/O weak pull-up equivalent resistor (R _{PU}) and weak pull-down equivalent resistor (R _{PD}) in Table 58: I/O static characteristics. Updated minimum and maximum values of NRST weak pull-up equivalent resistor (R _{PU}) in Table 61: NRST pin characteristics. Added note 2. related to the position of the external capacitor below Figure 29: Recommended NRST pin protection. Updated R _{AIN} in Table 62: ADC characteristics. Updated Table 90: USART/LPUART characteristics. NSS timing waveforms updated in Figure 34: SPI timing diagram - slave mode and CPHA = 0 and Figure 35: SPI timing diagram - slave mode and CPHA = 0 and Figure 35: SPI timing diagram - slave mode and CPHA = 0 and Figure 36: SPI timing diagram - slave mode and CPHA = 1(f). Updated Figure 49: TFBGA64 - 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball grid array package outline.



STM32L071xx Revision history

Table 90. Document revision history (continued)

Date	Revision	Changes
07-May-2018	5	Updated Arm logo and added Arm word mark notice in Section 1: Introduction. Removed Cortex logo. Updated Table 5: Functionalities depending on the working mode (from Run/active down to standby) to change I2C functionality to disabled in Low-power Run and Low-power Sleep modes. Section 4: Pin descriptions: Changed PC14-OSC_IN into PC14-OSC32_IN in Figure 11: STM32L071xx UFQFPN32 pinout. Extended Figure 6 to UFBGA64. Added UFBGA64 in Table 15: STM32L071xxx pin definition (same pinout as TFBGA64 Swapped E5 and E6 signals for UFBGA64/TFBGA64. Changed USARTx_RTS, USARTx_RTS_DE into USARTx_RTS/USARTx_DE, and LPUART1_RTS, LPUART1_RTS_DE into LPUART1_RTS, LPUART1_RTS_DE into LPUART1_RTS/LPUART1_DE in Table 15: STM32L071xxx pin definition and in all alternate function tables. Updated power dissipation (PD) in Table 25: General operating conditions to add UFBGA64 package. Updated tAF maximum value for range 1 in Table 70: I2C analog filter characteristics. Added Section 7.4: UFBGA64 package information. Added UFBGA64 in Table 89: Thermal characteristics and Figure 67: Thermal resistance Updated Figure 64: UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package outline and added note related to exposed pad; updated Table 88: UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch duad flat package mechanical data. Updated Figure 49: TFBGA64 - 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball grid array package outline, Figure 50: TFBGA64 - 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball grid array package outline, Figure 50: TFBGA64 - 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball grid array package outline, Figure 50: TFBGA64 - 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball grid array package outline, Figure 50: TFBGA64 - 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball grid array recommended footprint and Figure 82: TFBGA64 recommended PCB design rules (0.5 mm pitch BGA).
31-Aug-2018	6	Updated Table 15: STM32L071xxx pin definition.
14-Nov-2019	7	Added UFQFPN48 package. Removed R _{10K} and R _{400K} from <i>Table 67: Comparator 1 characteristics</i> . Updated paragraph introducing all package marking schematics to add the new sentence "The printed markings may differ depending on the supply chain."

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved