Instruction Scheduling

Last week

- Register allocation

Today

- Instruction scheduling
 - The problem: Pipelined computer architecture
 - A solution: List scheduling
 - Improvements on this solution

CS553 Lecture

Instruction Scheduling

2

Background: Pipelining Basics

Idea


- Begin executing an instruction **before** completing the previous one

Without Pipelining With Pipelining time time $Instr_0$ $Instr_0$ instructions instructions Instr₁ Instr₁ Instr₂ Instr₂ Instr₃ Instr₃ $Instr_4$ Instr₄ CS553 Lecture Instruction Scheduling

Idealized Instruction Data-Path

Instructions go through several stages of execution

Stage 1		Stage 2		Stage 3		Stage 4		Stage 5
Instruction Fetch	\Rightarrow	Instruction Decode & Register Fetch	⇒	Execute	\Rightarrow	Memory Access	\Rightarrow	Register Write-back
IF	\Rightarrow	ID/RF	\Rightarrow	EX	\Rightarrow	MEM	\Rightarrow	WB



CS553 Lecture

Instruction Scheduling

4

Pipelining Details

Observations

- Individual instructions are no faster (but throughput is higher)
- Potential speedup determined by number of stages (more or less)
- Filling and draining pipe limits speedup
- Rate through pipe is limited by slowest stage
- Less work per stage implies faster clock

Modern Processors

- Long pipelines: 5 (Pentium), 14 (Pentium Pro), 22 (Pentium 4)
- Issue 2 (Pentium), 4 (UltraSPARC) or more (dead Compaq EV8) instructions per cycle
- Dynamically schedule instructions (from limited instruction window) or statically schedule (*e.g.*, IA-64)
- Speculate
 - Outcome of branches
 - Value of loads (research)

CS553 Lecture

Instruction Scheduling

What Limits Performance?

Data hazards

- Instruction depends on result of prior instruction that is still in the pipe

Structural hazards

 Hardware cannot support certain instruction sequences because of limited hardware resources

Control hazards

 Control flow depends on the result of branch instruction that is still in the pipe

An obvious solution

- Stall (insert bubbles into pipeline)

CS553 Lecture

Instruction Scheduling


6

Stalls (Data Hazards)

Code

```
add $r1,$r2,$r3 //$r1 is the destination
mul $r4,$r1,$r1 //$r4 is the destination
```

Pipeline picture



CS553 Lecture


Instruction Scheduling

Stalls (Structural Hazards)

Code

mul \$r1,\$r2,\$r3 // Suppose multiplies take two cycles
mul \$r4,\$r5,\$r6

Pipeline Picture



CS553 Lecture

Instruction Scheduling


8

Stalls (Control Hazards)

Code

bz \$r1, label // if \$r1==0, branch to label add \$r2,\$r3,\$r4

Pipeline Picture



CS553 Lecture

Instruction Scheduling

Hardware Solutions

Data hazards

- Data forwarding (doesn't completely solve problem)
- Runtime speculation (doesn't always work)

Structural hazards

- Hardware replication (expensive)
- More pipelining (doesn't always work)

Control hazards

- Runtime speculation (branch prediction)

Dynamic scheduling

- Can address all of these issues
- Very successful

CS553 Lecture

Instruction Scheduling

10

Instruction Scheduling for Pipelined Architectures

Goal

 An efficient algorithm for reordering instructions to minimize pipeline stalls

Constraints

- Data dependences (for correctness)
- Hazards (can *only* have performance implications)

Simplifications

- Do scheduling after instruction selection and register allocation
- Only consider data hazards

CS553 Lecture

Instruction Scheduling

Recall Data Dependences

Data dependence

- A data dependence is an ordering constraint on 2 statements
- When reordering statements, all data dependences must be observed to preserve program correctness

True (or flow) dependences

- Write to variable x followed by a read of x (read after write or RAW)

x = 5;

12

13

```
Anti-dependences

- Read of variable x followed by a write (WAR)

print (x);

x = 5;

Output dependences

- Write to variable x followed by x = 6;
another write to x (WAW)

CS553 Lecture

print (x);
x = 5;

false
dependences
```

List Scheduling [Gibbons & Muchnick '86]

Scope

- Basic blocks

Assumptions

- Pipeline interlocks are provided (*i.e.*, algorithm need not introduce no-ops)
- Pointers can refer to any memory address (i.e., no alias analysis)
- Hazards take a single cycle (stall); here let's assume there are two...
 - Load immediately followed by ALU op produces interlock
 - Store immediately followed by load produces interlock

Main data structure: dependence DAG


- Nodes represent instructions
- Edges (s_1, s_2) represent dependences between instructions
 - Instruction s₁ must execute before s₂
- Sometimes called data dependence graph or data-flow graph

CS553 Lecture Instruction Scheduling

Dependence Graph Example

dst src src Sample code addi \$r2,1,\$r1 2 addi \$sp,12,\$sp 3 st a, \$r0 4 ld \$r3,-4(\$sp) 5 \$r4,-8(\$sp) ld 6 addi \$sp,8,\$sp 7 0(\$sp),\$r2 st 8 ld \$r5,a addi \$r4,1,\$r4

Dependence graph



Hazards in current schedule

Any topological sort is okay, but we want best one

CS553 Lecture

Instruction Scheduling

14

Scheduling Heuristics

Goal

- Avoid stalls

Consider these questions

- Does an instruction interlock with any immediate successors in the dependence graph?
- How many immediate successors does an instruction have?
- Is an instruction on the critical path?

CS553 Lecture

Instruction Scheduling

Scheduling Heuristics (cont)

Idea: schedule an instruction earlier when...

- It does not interlock with the previously scheduled instruction (avoid stalls)
- It interlocks with its successors in the dependence graph (may enable successors to be scheduled without stall)
- It has many successors in the graph
 (may enable successors to be scheduled with greater flexibility)
- It is on the critical path (the goal is to minimize time, after all)

CS553 Lecture

Instruction Scheduling

16

Scheduling Algorithm

```
Build dependence graph G
```

Candidates ← set of all roots (nodes with no in-edges) in G

while Candidates $\neq \emptyset$

Select instruction s from Candidates {Using heuristics—in order}

Schedule s

Candidates \leftarrow Candidates -s

Candidates ← Candidates ∪ "exposed" nodes


{Add to Candidates those nodes whose predecessors have all been scheduled}

CS553 Lecture

Instruction Scheduling

Scheduling Example

Dependence Graph



Candidates

- l addi \$r2,1,\$r1

 d addi \$sp,22\$\$p)

 att \$\$\frac{4}{5}\frac{4}\frac{4}{5}\frac{4}{5}\frac{4}{5}\frac{4}{5}\frac{4}{5}\frac{4}{5}\frac{4}{5}\frac{4}{5}\frac{4}{5}\frac{4}{5}\frac{4}{5}\frac{4}{5}\frac{4}{5}\frac{4}{5}\frac{4}{5}\frac{4}{5}\frac{4}{5}\fra
- 8 ld \$r5,a
 9 addi \$r4,1,\$r4

CS553 Lecture

Instruction Scheduling

Scheduled Code

3 st a, \$r0 2 addi \$sp,12,\$sp 5 ld \$r4,-8(\$sp) ld \$r3,-4(\$sp) 8 ld \$r5,a 1 addi \$r2,1,\$r1 6 addi \$sp,8,\$sp 7 st 0(\$sp),\$r2 9 addi \$r4,1,\$r4

Hazards in new schedule

(8,1)

Scheduling Example (cont)

Original code

1	addi	\$r2,1,\$r1
2	addi	\$sp,12,\$sp
3	st	a, \$r0
4	ld	\$r3,-4(\$sp)
5	ld	\$r4,-8(\$sp)
6	addi	\$sp,8,\$sp
7	st	0(\$sp),\$r2
8	ld	\$r5,a
9	addi	\$r4.1.\$r4

Hazards in original schedule

(3,4), (5,6), (7,8), (8,9)

3 st a, \$r0

2 addi \$sp,12,\$sp

5 ld \$r4,-8(\$sp)

4 ld \$r3,-4(\$sp)

8 ld \$r5,a

l addi \$r2,1,\$r1

6 addi \$sp,8,\$sp

7 st 0(\$sp),\$r2

9 addi \$r4,1,\$r4

Hazards in new schedule

(8,1)

CS553 Lecture

Instruction Scheduling

19

Complexity

Quadratic in the number of instructions

- Building dependence graph is O(n²)
- May need to inspect each instruction at each scheduling step: $O(n^2)$
- In practice: closer to linear

CS553 Lecture

Instruction Scheduling

20

Improving Instruction Scheduling

Techniques

- Register renamingScheduling loadsDeal with data hazards
- Loop unrolling
- Software pipelining **Deal w**
- Predication and speculation

Deal with control hazards

CS553 Lecture Instruction Scheduling 21

Register Renaming

Idea

- Reduce false data dependences by reducing register reuse
- Give the instruction scheduler greater freedom

Example

```
add
      $r1, $r2, 1
                          add
                                $r1, $r2, 1
      $r1, [$fp+52]
                                $r1, [$fp+52]
st
                          st
      $r1, $r3, 2
                                $r11, $r3, 2
mul
                          mul
      $r1, [$fp+40]
                          st
                                $r11, [$fp+40]
st
               add
                      $r1, $r2, 1
                      $r11, $r3, 2
               mul
                      $r1, [$fp+52]
               st
                      $r11, [$fp+40]
```

CS553 Lecture

Instruction Scheduling

22

Phase Ordering Problem

Register allocation

- Tries to reuse registers
- Artificially constrains instruction schedule

Just schedule instructions first?

- Scheduling can dramatically increase register pressure

Classic phase ordering problem

- Tradeoff between memory and parallelism

Approaches

- Consider allocation & scheduling together
- Run allocation & scheduling multiple times (schedule, allocate, schedule)

CS553 Lecture

Instruction Scheduling

Concepts

Instruction scheduling

- Reorder instructions to efficiently use machine resources
- List scheduling

Improving instruction scheduling

- Register renaming

Phase ordering problem

CS553 Lecture

Instruction Scheduling

24

Next Time

Lecture

- More instruction scheduling
 - scheduling loads
 - loop unrolling
 - software pipelining

CS553 Lecture

Instruction Scheduling