# **Instruction Scheduling**

#### Last time

- Instruction scheduling using list scheduling

### **Today**

- Improvements on list scheduling
  - Register renaming
  - Unrolling
- Software pipelining

CS553 Lecture

Instruction Scheduling II

2

# **Improving Instruction Scheduling**

## **Techniques**

- Register renamingScheduling loadsDeal with data hazards
- Loop unrolling
- Software pipelining

- Predication and speculation (next week)

Deal with control hazards

CS553 Lecture

Instruction Scheduling II

## **Register Renaming**

#### Idea

- Reduce false data dependences by reducing register reuse
- Give the instruction scheduler greater freedom

### **Example**

```
add
      $r1, $r2, 1
                          add
                                $r1, $r2, 1
      $r1, [$fp+52]
                                $r1, [$fp+52]
st
                          st
      $r1, $r3, 2
                         mul
                                $r11, $r3, 2
mul
      $r1, [$fp+40]
                          st
                                $r11, [$fp+40]
st
               add
                     $r1, $r2, 1
                     $r11, $r3, 2
               mul
                     $r1, [$fp+52]
               st
                     $r11, [$fp+40]
```

CS553 Lecture

Instruction Scheduling II

4

## **Scheduling Loads**

#### Reality

- Loads can take many cycles (slow caches, cache misses)
- Many cycles may be wasted

#### Most modern architectures provide non-blocking (delayed) loads

- Loads never stall
- Instead, the use of a register stalls if the value is not yet available
- Scheduler should try to place loads well before the use of target register


CS553 Lecture


Instruction Scheduling II

## **Scheduling Loads (cont)**

#### **Hiding latency**

- Place independent instructions behind loads





- How many instructions should we insert?
  - Depends on latency
  - Difference between cache miss and cache hits are growing
  - If we underestimate latency: Stall waiting for the load
  - If we overestimate latency: Hold register longer than necessary

Wasted parallelism

CS553 Lecture

Instruction Scheduling II

6

### **Balanced Scheduling [Kerns and Eggers'92]**

#### Idea

- Impossible to know the latencies statically
- Instead of estimating latency, balance the ILP (instruction-level parallelism) across all loads
- Schedule for characteristics of the code instead of for characteristics of the machine

### **Balancing load**

- Compute load level parallelism


LLP = 1 + 
$$\frac{\text{# independent instructions}}{\text{# of loads that can use this parallelism}}$$

CS553 Lecture


Instruction Scheduling II

## **Balanced Scheduling Example**

### **Example**



LLP for L0 = 
$$1+4/2 = 3$$
  
LLP for L1 =  $1+4/2 = 3$ 



Pessimistic Optimistic

CS553 Lecture

Instruction Scheduling II


8

# **Loop Unrolling**

#### Idea

- Replicate body of loop and iterate fewer times
- Reduces loop overhead (test and branch)
- Creates larger loop body ⇒ more scheduling freedom

#### **Example**




Cycles per iteration: 12

CS553 Lecture

Instruction Scheduling II

## **Loop Unrolling Example**

#### Sample loop



The larger window lets us hide some of the latency of the fadds instruction

CS553 Lecture

Instruction Scheduling II

10

# **Loop Unrolling Summary**

### **Benefit**

 Loop unrolling allows us to schedule code across iteration boundaries, providing more scheduling freedom

#### Issues

- How much unrolling should we do?
  - Try various unrolling factors and see which provides the best schedule?
  - Unroll as much as possible within a code expansion budget?
- An alternative: Software pipelining

CS553 Lecture

Instruction Scheduling II

## **Software Pipelining**

#### Basic idea

- Software pipelining is a systematic approach to scheduling across iteration boundaries without doing loop unrolling
- Try to move the long latency instructions to **previous** iterations of the loop
- Use independent instructions to hide their latency
- Three parts of a software pipeline

- Kernel: Steady state execution of the pipeline


Prologue: Code to fill the pipelineEpilogue: Code to empty the pipeline

CS553 Lecture

Instruction Scheduling II

12


# **Visualizing Software Pipelining**



© 2003 Elsevier Science (USA). All rights reserved.


CS553 Lecture

Instruction Scheduling II




# **SW Pipelining (Step 1: Construct DAG and Assign Registers)**


```
int A[100], B[100], C[100];
for (i=0; i<100; i++) {
  B[i] = A[i] + B[i] + C[i];
}</pre>
```



CS553 Lecture

Instruction Scheduling II





# **SW Pipelining and Loop Unrolling Summary**

Unrolling removes branching overhead and helps tolerate data dependence latency

SW pipelining maintains max parallelism in steady state through continuous tolerance of data dependence latency

Both work best with loops that are parallel, getting ILP by taking instructions from different iterations

CS553 Lecture

Instruction Scheduling II

18

# **Software Pipelining**

#### **Complications**

- What if there is control flow within the loop?
  - Use control-flow profiles to identify most frequent path through the loop
  - Optimize for the most frequent path
- How do we identify the most frequent path?
  - Profiling

CS553 Lecture

Instruction Scheduling II

# **Concepts**

## Improving instruction scheduling

- Register renaming
- Balanced load scheduling
- Loop unrolling

## Instruction scheduling across basic blocks

- Software pipelining

CS553 Lecture

Instruction Scheduling II

20

# **Next Time**

### Lecture

- More instruction scheduling
  - profiling
  - trace scheduling

CS553 Lecture

Instruction Scheduling II