More Register Allocation


Last time

- Register allocation
 - Global allocation via graph coloring

Today

- More register allocation
 - Clarifications from last time
 - Finish improvements on basic graph coloring concept
 - Procedure calls
 - Interprocedural

CS553 Lecture Register Allocation II



Coalescing

Move instructions

- Code generation can produce unnecessary move instructions mov t1, t2
- If we can assign **t1** and **t2** to the same register, we can eliminate the move

Idea

 If t1 and t2 are not connected in the interference graph, coalesce them into a single variable

Problem

- Coalescing can increase the number of edges and make a graph uncolorable
- Limit coalescing to avoid uncolorable graphs to avoid uncolorable to a

CS553 Lecture


Register Allocation II

4

Coalescing Logistics

Rule

- If the virtual registers s1 and s2 do not interfere and there is a copy statement s1 = s2 then s1 and s2 can be coalesced
- Steps
 - SSA
 - Find webs
 - Virtual registers
 - Interference graph
 - Coalesce





CS553 Lecture

Register Allocation II

Example (Apply Chaitin algorithm)

Attempt to 3-color this graph (, , ,)







The example indicates that nodes are visited in increasing weight order. Chaitin and Briggs visit nodes in an arbitrary order.


CS553 Lecture

Register Allocation II


6


Example (Apply Briggs Algorithm)

Attempt to 2-color this graph (_____, ___)











CS553 Lecture

Register Allocation II





Improvement #3: Live Range Splitting [Chow & Hennessy 84]

Idea

- Start with variables as our allocation unit
- When a variable can't be allocated, split it into multiple subranges for separate allocation
- Selective spilling: put some subranges in registers, some in memory
- Insert memory operations at boundaries

Why is this a good idea?

CS553 Lecture

Register Allocation II

10

Improvement #4: Rematerialization [Chaitin 82]&[Briggs 84]

Idea

- Selectively re-compute values rather than loading from memory
- "Reverse CSE"

Easy case

- Value can be computed in single instruction, and
- All operands are available

Examples

- Constants
- Addresses of global variables
- Addresses of local variables (on stack)

CS553 Lecture

Register Allocation II

Complexity of Global Register Allocators

Fastest to slowest

- Linear scan register allocation (Traub, Holloway, and Smith)
- Splitting allocators (Chow and Hennessey)
- Interference Allocator (Chaitin)
- Interference Allocator (Briggs)

Interference Allocators

– Interference Graph construction: $O(n^2)$ where n is the number of live ranges or webs

CS553 Lecture

Register Allocation II

12

Register Allocation and Procedure Calls

Problem

- Register values may change across procedure calls
- The allocator must be sensitive to this

Two approaches

- Work within a well-defined calling convention
- Use interprocedural allocation

CS553 Lecture

Register Allocation II

Calling Conventions

Goals

- Fast calls (pass arguments in registers, minimal register saving/restoring)
- Language-independent
- Support debugging, profiling, etc.

Complicating Issues

- Varargs
- Passing/returning aggregates
- Exceptions, non-local returns
 - setjmp()/longjmp()

CS553 Lecture

Register Allocation II

14


Architecture Review: Caller- and Callee-Saved Registers

Partition registers into two categories

- Caller-saved
- Callee-saved

Caller-saved registers

- Caller must save/restore these registers when live across call
- Callee is free to use them



Architecture Review: Caller- and Callee-Saved Registers

Callee-saved registers

- Callee must save/restore these registers when it uses them
- Caller expects callee to not change them

Example foo () caller goo () promises not to modify $r_{callee} = 4$ goo () $r_{callee} = 99$ restore r_{callee} ?

CS553 Lecture Register Allocation II 16

Register Allocation and Calling Conventions

Insensitive register allocation

- Save all live caller-saved registers before call; restore after
- Save all used callee-saved registers at procedure entry; restore at return
- Suboptimal

Sensitive register allocation

- Encode calling convention constraints in the IR and interference graph
- How? Use precolored nodes

CS553 Lecture Register Allocation II 17


Precolored Nodes

Add architectural registers to interference graph

- Precolored (mutually interfering)
- Not simplifiable
- Not spillable (infinite degree)

Express allocation constraints

- Integers usually can't be stored in floating point registers
- Some instructions can only store result in certain registers
- Caller-saved and callee-saved registers. . .



Precolored Nodes and Calling Conventions

Callee-saved registers

CS553 Lecture

- Treat entry as def of all callee-saved registers
- Treat exit as use of them all
- Allocator must "spill" callee-saved registers to use them

```
foo()
{
    def(r3)
    Live range of callee-saved registers
    use(r3)
}
```

Caller-saved registers

- Variables live across call interfere with all caller-saved registers
- Splitting can be used (before/during/after call segments)

CS553 Lecture


Register Allocation II

19

Example

```
foo():
    def(r3)
    t1 := r3
    a := ...
    b := ...
    call goo
    ... b ...
    r3 := t1
    use(r3)
    return
```

r1, r2 caller-savedr3 callee-saved



CS553 Lecture

Register Allocation II

20

Tradeoffs

Callee-saved registers

- + Decreases code size: one procedure body may have multiple calls
- + Small procedures tend to need fewer registers than large ones; callee-save makes sense because procedure sizes are shrinking
- May increase execution time: For long-lived variables, may save and restore registers multiple times, once for each procedure, instead of a single end-to-end save/restore

The larger "problem"

- We're making local decisions for policies that require global information

CS553 Lecture

Register Allocation II

Interprocedural Register Allocation

Wouldn't it be nice to...

- Allocate registers across calls to minimize unnecessary saves/restores?
- Allocate global variables to registers over entire program?

Compile-time interprocedural register allocation?

- + Could have great performance
- Might be expensive
- Might require lots of recompilation after changes (no separate compilation?)

Link-time interprocedural re-allocation?

- + Low compile-time cost
- + Little impact on separate compilation
- Link-time cost

CS553 Lecture Register Allocation II 22

Wall's Link-time Register Allocator [Wall 86]

Overall strategy

- Compiler uses 8 registers for local register allocation
- Linker controls allocation of remaining 52 registers

Compiler does local allocation & planning for linker

- Load all values at beginning of each basic block; store all values at end of each basic block
- Generate call graph information
- Generate variable usage information for each procedure
- Generate register actions

Linker does interprocedural allocation & patches compiled code

- Generates "interference graph" among variables
- Picks best variables to allocate to registers
- Executes register actions for allocated variables to patch code

CS553 Lecture Register Allocation II 23

Register Actions

Describe code patch if particular variable allocated to a register

- **REMOVE(var)**: Delete instruction if **var** allocated to a register
- **OPx(var)**: Replace op x with register that was allocated to **var**
- **RESULT(var)**: Replace result with register allocated to **var**

Usage

```
-r := load var: REMOVE(var)
```

-ri := rj op rk:

OP1(var) if var loaded into rj OP2(var) if var loaded into rk RESULT(var) if var stored from ri

-store var := r: REMOVE(var)

CS553 Lecture Register Allocation II

Example

```
w := (x + y) * z
```

r1 := load x REMOVE(x)

r2 := load y REMOVE(y)

r3 := r1 + r2 OP1(x), OP2(y)

r4 := load z REMOVE(z)

r5 := r3 * r4 OP2(z), RESULT(w)

store w := r5 REMOVE(w)

CS553 Lecture Register Allocation II 25

Another Example

```
w := y++ * z
```

Suppose y is allocated to register r5

REMOVE(y)

r5 := r5 + 1

OP1(y), RESULT(y)

REMOVE(y)

r2 := load z

REMOVE(z)

r1 := r5 * r2

OP1(y), OP2(z), RESULT(w)

store w := r1

REMOVE(w)

Problem

- Loaded value is still live after store overwrites it
- Post-incremented value of **y** is lost if **y** is allocated to register
- We need to registers to hold the two values of y

CS553 Lecture

Register Allocation II

26

Extension

More actions

- LOAD(var): Replace load with move from the register holding var
- STORE(var): Replace store with move to the register holding var

LOAD(var)

 Use instead of REMOVE(var) if var is stored into while result of load is still live

STORE(var)

Use instead of REMOVE(var) if source is stored into more than one variable

CS553 Lecture

Register Allocation II

Example Revisited

```
r1 := load y
                                 LOAD(y)
                  REMOVE(y)
r2 := r1 + 1
                                 RESULT(y)
                  OP1(y), RESULT(y)
store y := r2
                                 REMOVE(y)
                  REMOVE(y)
r2 := load z
                                 REMOVE(z)
                  REMOVE(z)
r1 := r1 * r2
                                 OP2(z), RESULT(w)
                 OP1(y), OP2(z), RESULT(w)
store x := r1
                                 STORE(x), OP1(w)
                                 REMOVE(w)
store w := r1
```


CS553 Lecture Register Allocation II 28

Deciding Which Variables to Promote to Registers

REMOVE(w)

Steps

- Use bottom-up algorithm to assign pseudo registers
- Allocate pseudo registers to non-simultaneously live variables
- Allocate real registers to most frequently used pseudo registers



CS553 Lecture Register Allocation II 29

Possible Improvements

Use profile data to construct weights

Do global register allocation at compile-time

Track liveness information for variables at each call site

Track intraprocedural interference graph

Use real interference graph at link-time

CS553 Lecture

Register Allocation II

30

Performance Summary

Machine: DEC WRL Titan RISC processor (64 registers)

Basic experiment

- Local compile-time allocator uses 8 registers
- Link-time allocator uses 52 registers
- Simple static frequency estimates
- Small benchmarks
- ⇒10-25% speed-up over local allocation alone

Improvements

- 0-6% with profile data
- 0-5% with compile-time global allocation

Benefit decreases with number of link-time registers

Link-time better than global register allocation

CS553 Lecture

Register Allocation II

Link-Time Register Allocation: The Big Picture

Delayed decision making

- We can often make more informed decisions later in the translation process (link time)
- Requires communication among different system components, in this case the compiler and the linker
- Intuitively, more information is better, but effectively using this information can require cleverness

CS553 Lecture


Register Allocation II

32

JIT Environment

Dynamic compilation requires fast register allocation

- Linear Scan Register Allocation [Poletto & Sarkar99]
- Not based on graph coloring
- Greedy algorithm based on live intervals
 - Spill the variable whose interval ends furthest in the future



- What if we had spilled a or b instead of c?

CS553 Lecture

Register Allocation II

Linear Scan Register Allocation

Performance results

- Linear scan is linear in number of variables
- Graph coloring is O(n²)
- Code quality is within 12% of graph coloring

CS553 Lecture

Register Allocation II

34

Register Allocation Summary

Simple solutions can work well

- Callee-save and caller-save registers
- Interference graph can be used to represent these constraints

Delayed decision making

- Link-time register allocation is an instance of a theme:
 - Make decisions when more information is available
 - Staged compilation

Modern environments change the rules

- Java is often dynamically compiled
 - Compilation time is important
 - Need to find fast and effective solutions

CS553 Lecture

Register Allocation II

Concepts

Register allocation and procedure calls

Calling conventions

- Caller- vs. callee-saved registers
- Precoloring
- Finding register values in stack can be hard

Interprocedural analysis

- Link-time register allocation
 - Register actions

Register allocation in a JIT

- Linear Scan Register Allocation

CS553 Lecture

Register Allocation II

36

Next Time

Project 2

- Due Monday at the beginning of class

Lecture

- Code scheduling

CS553 Lecture

Register Allocation II