
# 3.3 Division

Divide et impera.

Latin for "Divide and rule," ancient political maxim cited by Machiavelli, 1532

The reciprocal operation of multiply is divide, an operation that is even less frequent and even quirkier. It even offers the opportunity to perform a mathematically invalid operation: dividing by 0.

Let's start with an example of long division using decimal numbers to recall the names of the operands and the division algorithm from grammar school. For reasons similar to those in the previous section, we limit the decimal digits to just 0 or 1. The following animation illustrates dividing 1,001,010<sub>ten</sub> by 1000<sub>ten</sub>.



Divide's two operands, called the **dividend** and **divisor**, and the result, called the **quotient**, are accompanied by a second result, called the **remainder**. Here is another way to express the relationship between the components:

#### $Dividend = Quotient \times Divisor + Remainder$

where the remainder is smaller than the divisor. Infrequently, programs use the divide instruction just to get the remainder, ignoring the quotient.

Dividend: A number being divided.

**Divisor**: A number that the dividend is divided by.

**Quotient**: The primary result of a division; a number that when multiplied by the divisor and added to the remainder produces the dividend

**Remainder**. The secondary result of a division; a number that when added to the product of the quotient and the divisor produces the dividend.

The basic division algorithm from grammar school tries to see how big a number can be subtracted, creating a digit of the quotient on each attempt. Our carefully selected decimal example uses just the numbers 0 and 1, so it's easy to figure out how many times the divisor goes into the portion of the dividend; it's either 0 times or 1 time. Binary numbers contain only 0 or 1, so binary division is restricted to these two choices, thereby simplifying binary division.

| PARTICIPATION aCTIVITY 3.3.2: Binary division.                                                        | _ |
|-------------------------------------------------------------------------------------------------------|---|
| Consider $103_{ten} \div 11_{ten}$ , or $1100111_{two} \div 1011_{two}$ . Fill in the missing values. |   |
| 1) The value placed in the quotient is                                                                | - |
| 1011) 7 1100111                                                                                       |   |
| O 0                                                                                                   |   |
| O 1                                                                                                   |   |
| 2) The value placed in the quotient is                                                                | _ |
| 1011)1100111                                                                                          |   |
| O 0                                                                                                   |   |
| O 1                                                                                                   |   |
| 3) The result of the subtraction is                                                                   | _ |
| 1<br>1011)1100111<br>-1011<br>?                                                                       |   |
| 0                                                                                                     |   |
| 0                                                                                                     |   |

```
0
O 1

4) The value placed in the quotient is _____.

1???
1011)11001111
-1011
0 001


5) The remainder is ____.

1001
1011)1100111
-1011
-1011
-1011
-1011
-1011
-1011
-1011
-1011
-1011
-1011
-1011
-1011
-1011
-1011
-1011
-1011
-1011
-1011
-1011
-1011
-1011
-1011
-1011
-1011
-1011
-1011
```

Let's assume that both the dividend and the divisor are positive and hence the quotient and the remainder are nonnegative. The division operands and both results are 64-bit values, and we will ignore the sign for now.

## A division algorithm and hardware


The figure below shows hardware to mimic our grammar school algorithm. We start with the 64-bit Quotient register set to 0. Each iteration of the algorithm needs to move the divisor to the right one digit, so we start with the divisor placed in the left half of the 128-bit Divisor register and shift it right 1 bit each step to align it with the dividend. The Remainder register is initialized with the dividend.




The figure below shows three steps of the first division algorithm. Unlike a human, the computer isn't smart enough to know in advance whether the divisor is smaller than the dividend. It must first subtract the divisor in step 1; remember that this is how we performed comparison. If the result is positive, the divisor was smaller or equal to the dividend, so we generate a 1 in the quotient (step 2a). If the result is negative, the next step is to restore the original value by adding the divisor back to the remainder and generate a 0 in the quotient (step 2b). The divisor is shifted right, and then we iterate again. The remainder and quotient will be found in their namesake registers after the iterations complete.

Figure 3.3.1: A division algorithm, using the hardware in the above figure (COD Figure 3.9).

If the remainder is positive, the divisor did go into the dividend, so step 2a generates a 1 in the quotient. A negative remainder after step 1 means that the divisor did not go into the dividend, so step 2b generates a 0 in the quotient and adds the divisor to the remainder, thereby reversing the subtraction of step 1. The final shift, in step 3, aligns the divisor properly, relative to the dividend for the next iteration. These steps are repeated 65 times.





## Example 3.3.1: A divide algorithm.

Using a 4-bit version of the algorithm to save pages, let's try dividing  $7_{ten}$  by  $2_{ten}$  or 0000  $0111_{two}$  by  $0010_{two}$ .

## Answer

The figure below shows the value of each register for each of the steps, with the quotient being  $3_{\text{ten}}$  and the remainder  $1_{\text{ten}}$ . Notice that the test in step 2 of whether the remainder is positive or negative simply checks whether the sign bit of the Remainder register is a 0 or 1. The surprising requirement of this algorithm is that it takes n+1 steps to get the proper quotient and remainder.

Figure 3.3.2: Division example using the algorithm in the above figure (COD Figure 3.10).

The bit examined to determine the next step is circled in color.

| Iteration | Step                              | Quotient | Divisor   | Remainder        |
|-----------|-----------------------------------|----------|-----------|------------------|
| 0         | Initial values                    | 0000     | 0010 0000 | 0000 0111        |
|           | 1: Rem = Rem - Div                | 0000     | 0010 0000 | <b>1110 0111</b> |
| 1         | 2b: Rem < 0 ⇒ +Div, LSL Q, Q0 = 0 | 0000     | 0010 0000 | 0000 0111        |
|           | 3: Shift Div right                | 0000     | 0001 0000 | 0000 0111        |
|           | 1: Rem = Rem - Div                | 0000     | 0001 0000 | 1111 0111        |
| 2         | 2b: Rem < 0 ⇒ +Div, LSL Q, Q0 = 0 | 0000     | 0001 0000 | 0000 0111        |
|           | 3: Shift Div right                | 0000     | 0000 1000 | 0000 0111        |
|           | 1: Rem = Rem - Div                | 0000     | 0000 1000 | 1111 1111        |
| 3         | 2b: Rem < 0 ⇒ +Div, LSL Q, Q0 = 0 | 0000     | 0000 1000 | 0000 0111        |
|           | 3: Shift Div right                | 0000     | 0000 0100 | 0000 0111        |
|           | 1: Rem = Rem - Div                | 0000     | 0000 0100 | @000 0011        |
| 4         | 2a: Rem ≥ 0 ⇒ LSL Q, Q0 = 1       | 0001     | 0000 0100 | 0000 0011        |
|           | 3: Shift Div right                | 0001     | 0000 0010 | 0000 0011        |
|           | 1: Rem = Rem - Div                | 0001     | 0000 0010 | @000 0001        |
| 5         | 2a: Rem ≥ 0 ⇒ LSL Q, Q0 = 1       | 0011     | 0000 0010 | 0000 0001        |
|           | 3: Shift Div right                | 0011     | 0000 0001 | 0000 0001        |


| PARTICIPATION ACTIVITY 3.3.5: Divide example using the division algorithm.                                                               | _ |
|------------------------------------------------------------------------------------------------------------------------------------------|---|
| Consider the table in the above figure.                                                                                                  |   |
| 1) The initial 8-bit value of Divisor is                                                                                                 | _ |
|                                                                                                                                          |   |
| Check Show answer                                                                                                                        |   |
| 2) The initial 8-bit value of Remainder is                                                                                               | _ |
|                                                                                                                                          |   |
| Check Show answer                                                                                                                        |   |
| 3) Iteration 1, step 1 subtracts the Divisor from the Remainder and places the result in the Remainder. The Remainder's updated value is | _ |
| Check Show answer                                                                                                                        |   |
| 4) Iteration 1, step 2b restores the Remainder's value to                                                                                | _ |
| Check Show answer                                                                                                                        |   |
| 5) At the end of iteration 4, the 4-bit value of Quotient is  Check Show answer                                                          | _ |
|                                                                                                                                          |   |
| 6) The divide operation results in a 4-bit Quotient of 0011 and an 8-bit Remainder of                                                    | _ |
| Check Show answer                                                                                                                        |   |
|                                                                                                                                          |   |

ACTIVITY

3.3.6: Division algorithm steps and register values.

Consider the divison of  $13_{10} \div 4_{10}$ , or  $1101_2 \div 0100_2$ . Fill in the missing values for each of the steps labeled according to COD Figure 3.9 (A division algorithm ...). A copy of the division algorithm figure is shown below to the right.

| Iteration | Step                              | Quotient | Divisor   | Remainder |
|-----------|-----------------------------------|----------|-----------|-----------|
| 0         | Initial values                    | 0000     | 0100 0000 | 0000 1101 |
| 1         | 1: Rem = Rem - Div                | 0000     | 0100 0000 | 1100 1101 |
|           | (a)                               | 0000     | 0100 0000 | (b)       |
|           | 3: Shift Div right                | 0000     | 0010 0000 | 0000 1101 |
| 2         | 1: Rem = Rem - Div                | 0000     | 0010 0000 | 1110 1101 |
|           | 2b: Rem < 0 ⇒ +Div, LSL Q, Q0 = 0 | 0000     | 0010 0000 | 0000 1101 |
|           | 3: Shift Div right                | (c)      | 0001 0000 | 0000 1101 |
| 3         | 1: Rem = Rem - Div                | 0000     | 0001 0000 | 1111 1101 |
|           | 2b: Rem < 0 ⇒ +Div, LSL Q, Q0 = 0 | 0000     | 0001 0000 | 0000 1101 |
|           | 3: Shift Div right                | 0000     | (d)       | 0000 1101 |
| 4         | 1: Rem = Rem - Div                | 0000     | 0000 1000 | 0000 0101 |
|           | (e)                               | (f)      | 0000 1000 | 0000 0101 |
|           | 3: 3: Shift Div right             | 0001     | 0000 0100 | 0000 0101 |
| 5         | 1: Rem = Rem - Div                | 0001     | 0000 0100 | 0000 0001 |
|           | 2a: Rem ≥ 0 ⇒ LSL Q, Q0 = 1       | 0011     | 0000 0100 | 0000 0001 |
|           | 3: 3: Shift Div right             | 0011     | 0000 0010 | 0000 0001 |




| 2a: Rem ≥ 0 ⇒ sll Q, Q0 = 1 0000 1101 | 2b: Rem < 0 ⇒ +Div, sll Q, Q0 = 0 |
|---------------------------------------|-----------------------------------|
| 0000 1000 0001 0000                   |                                   |
| (a)                                   |                                   |
| (b)                                   |                                   |
| (c)                                   |                                   |
| (d)                                   |                                   |
| (e)                                   |                                   |
| (f)                                   |                                   |
|                                       | Reset                             |

This algorithm and hardware can be refined to be faster and cheaper. The speedup comes from shifting the operands and the quotient simultaneously with the subtraction. This refinement halves the width of the adder and registers by noticing where there are unused portions of registers and adders. The figure below shows the revised hardware.

Figure 3.3.3: An improved version of the division hardware (COD Figure 3.11).

The Divisor register, ALU, and Quotient register are all 64 bits wide, with only the Remainder register left at 128 bits. Compared to COD Figure 3.8 (First version of the division hardware), the ALU and Divisor registers are halved and the remainder is shifted left. This version also combines the Quotient register with the right half of the Remainder register. (As in COD Figure 3.5 (Refined version of the multiplication hardware), the Remainder register should really be 129 bits to make sure the carry out of the adder is not lost.)



|    | TIVITY        | 3.3.7: Refined division hardware.                                               | _ |
|----|---------------|---------------------------------------------------------------------------------|---|
| Re | fer to the im | proved version of the division hardware (COD Figure 3.11).                      |   |
| 1) | hardware de   | ed version of the division<br>bes not require a quotient to<br>ivide operation. | _ |
|    | O True        |                                                                                 |   |
|    | O False       |                                                                                 |   |
| 2) |               | ed version of the division<br>alves the width of the adder                      | - |
|    | O True        |                                                                                 |   |
|    | O False       |                                                                                 |   |
| 3) |               | p comes from reducing the egisters and ALU.                                     | - |
|    | O True        |                                                                                 |   |
|    | O False       |                                                                                 |   |
|    |               |                                                                                 |   |

# Signed division

So far, we have ignored signed numbers in division. The simplest solution is to remember the signs of the divisor and dividend and then negate the quotient if the signs disagree.

## Elaboration

The one complication of signed division is that we must also set the sign of the remainder. Remember must always hold:

 $\mathbf{Dividend} = \mathbf{Quotient} \times \mathbf{Divisor} + \mathbf{Remainder}$ 

To understand how to set the sign of the remainder, let's look at the example of dividing all the combifirst case is easy:

$$+7 \div +2 : Quotient = +3, Remainder = +1$$

Checking the results:

$$+7 = 3 \times 2 + (+1) = 6 + 1$$

If we change the sign of the dividend, the quotient must change as well:

$$-7 \div +2 : Quotient = -3$$

Rewriting our basic formula to calculate the remainder:

Remainder = (Dividend – Quotient × Divisor) = 
$$-7$$
 – (-  
=  $-7$  – (-6) =  $-1$ 

So,

$$-7 \div +2 : \text{Quotient} = -3, \text{Remainder} = -1$$

Checking the results again:

$$-7 = -3 \times 2 + (-1) = -6 - 1$$

The reason the answer isn't a quotient of -4 and a remainder of +1, which would also fit this formula, quotient would then change depending on the sign of the dividend and the divisor! Clearly, if

$$-(x \div y) \neq (-x) \div y$$

programming would be an even greater challenge. This anomalous behavior is avoided by following t remainder must have identical signs, no matter what the signs of the divisor and quotient.

We calculate the other combinations by following the same rule:

$$+7 \div -2$$
: Quotient =  $-3$ , Remainder =  $+1$   
 $-7 \div -2$ : Quotient =  $+3$ , Remainder =  $-1$ 

Thus, the correctly signed division algorithm negates the quotient if the signs of the operands are opnonzero remainder match the dividend.

#### **Faster division**

**Moore's Law** applies to division hardware as well as multiplication, so we would like to be able to speed up division by throwing hardware at it. We used many adders to speed up multiply, but we cannot do the same trick for divide. The reason is that we need to know the sign of the difference before we can perform the next step of the algorithm, whereas with multiply we could calculate the 64 partial products immediately.



There are techniques to produce more than one bit of the quotient per step. The *SRT division* technique tries to **predict** several quotient bits per step, using a table lookup based on the upper bits of the dividend and remainder. It relies on subsequent steps to correct wrong predictions. A typical value today is 4 bits. The key is guessing the value to subtract. With binary division, there is only a single choice. These algorithms use 6 bits from the remainder and 4 bits from the divisor to index a table that determines the guess for each step.

The accuracy of this fast method depends on having proper values in the lookup table. The Fallacy in COD Section 3.10 (Fallacies and pitfalls) shows what can happen if the table is incorrect.



#### Divide in LEGv8

You may have already observed that the same sequential hardware can be used for both multiply and divide in COD Figures 3.5 (Refined version of the multiplication hardware) and 3.11 (An improved version of the division hardware). The only requirement is a 128-bit register that can shift left or right and a 64-bit ALU that adds or subtracts.

To handle both signed integers and unsigned integers, LEGv8 has two instructions: signed divide (SDIV) and divide unsigned (UDIV).

#### Summary

The common hardware support for multiply and divide allows LEGv8 to provide a single pair of 64-bit registers that are used both for multiply and divide. We accelerate division by predicting multiple quotient bits and then correcting mispredictions later, the figure below summarizes the enhancements to the LEGv8 architecture for COD Section 3.3 (Multiplication) and COD Section 3.4 (Division).

Figure 3.3.4: LEGv8 core architecture (COD Figure 3.12).

|                  | Instruction                                     | Example            | Moaning                                                                            | Comments                                                            |
|------------------|-------------------------------------------------|--------------------|------------------------------------------------------------------------------------|---------------------------------------------------------------------|
| Arithmetic       | edd                                             | ADD X1, X2, X3     | X1 - X2 + X3                                                                       | Three register operands                                             |
|                  | subtract                                        | SUB X1, X2, X3     | X1 = X2 - X3                                                                       | Three register operands                                             |
|                  | add immediate                                   | ADDI X1, X2, 20    | X1 = X2 + 20                                                                       | Used to add constants                                               |
|                  | subtract immediate                              | SUBI X1, X2, 20    | X1 = X2 - 20                                                                       | Used to subtract constants                                          |
|                  | add and set flags                               | ADDS X1, X2, X3    | X1 = X2 + X3                                                                       | Add, set condition codes                                            |
|                  | subtract and set flags                          | SUBS X1, X2, X3    | X1 = X2 - X3                                                                       | Subtract, set condition codes                                       |
|                  | add immediate and set<br>flags                  | ADDIS X1, X2, 20   | X1 = X2 + 20                                                                       | Add constant, set condition codes                                   |
|                  | subtract immediate and<br>set flags             | SUBIS X1, X2, 20   | X1 = X2 - 20                                                                       | Subtract constant, set condition<br>codes                           |
|                  | multiply                                        | MUL X1, X2, X3     | X1 = X2 × X3                                                                       | Lower 64-bits of 128-bit product                                    |
|                  | signed multiply high                            | SMULH X1, X2, X3   | X1 = X2 × X3                                                                       | Upper 64-bits of 128-bit signed<br>product                          |
|                  | unsigned multiply high                          | UMULH X1, X2, X3   | X1 = X2 × X3                                                                       | Upper 64-bits of 128-bit unsigned<br>product                        |
|                  | signed divide                                   | SD1V X1, X2, X3    | X1 = X2 / X3                                                                       | Divide, treating operands as signed                                 |
|                  | unsigned divide                                 | UDIV X1, X2, X3    | x1 - x2 / x3                                                                       | Divide, treating operands as unsigned                               |
|                  | load register                                   | LDUR X1, [X2,40]   | X1 = Memory[X2 + 40]                                                               | Doubleword from memory to register                                  |
|                  | store register                                  | STUR X1. [X2,40]   | Memory[X2 + 40] = X1                                                               | Doubleword from register to memory                                  |
|                  | load signed word                                | LDURSW X1, [X2,40] | X1 = Memory[X2 + 40]                                                               | Word from memory to register                                        |
|                  | store word                                      | STURW X1, [X2,40]  | Memory(X2 + 401 = X1                                                               | Word from register to memory                                        |
|                  | load half                                       | LDURH X1, [X2,40]  | X1 = Memory[X2 + 40]                                                               | Halfword memory to register                                         |
|                  | store helf                                      | STURH X1, FX2,401  | Memory[X2 + 401 = X1                                                               | Halfword register to memory                                         |
|                  | load byte                                       | LDURB X1, [X2,40]  | X1 = Memory[X2 + 40]                                                               | Byte from memory to register                                        |
| Data<br>transfer | store byte                                      | STURB X1, [X2,40]  | Memory[X2 + 40] = X1                                                               | Byte from register to memory                                        |
| Uansier          | load exclusive register                         | LDXR X1, [X2,40]   | X1 = Memory[X2]                                                                    | Load: 1st half of atomic swap                                       |
|                  |                                                 | STXR X1, X3, [X2]  | Memory[X2]=X1;X3=0 or 1                                                            |                                                                     |
|                  | store exclusive register<br>move wide with zero | MOV7 X1.20         | X1 = 20 or 20 * 216 or                                                             | Store; 2nd half of atomic swap<br>Loads 16-bit constant, rest zeros |
|                  |                                                 |                    | 20 * 2 <sup>32</sup> or 20 * 2 <sup>48</sup>                                       |                                                                     |
|                  | move wide with keep                             | MOVK X1,20         | X1 = 20 or 20 * 2 <sup>16</sup> or<br>20 * 2 <sup>32</sup> or 20 * 2 <sup>48</sup> | Loads 16-bit constant, rest unchange                                |
|                  | and                                             | AND X1, X2, X3     | X1 - X2 & X3                                                                       | Three reg. operands; bit-by-bit AND                                 |
|                  | inclusive or                                    | ORR X1, X2, X3     | X1 = X2   X3                                                                       | Three reg. operands; bit-by-bit OR                                  |
|                  | exclusive or                                    | EOR X1, X2, X3     | x1 - x2 ^ x3                                                                       | Three reg. operands: bit-by-bit XOR                                 |
|                  | and immediate                                   | ANDI X1, X2, 20    | X1 = X2 & 20                                                                       | Bit-by-bit AND reg with constant                                    |
| Logical          | inclusive or immediate                          | ORRI X1, X2, 20    | X1 - X2   20                                                                       | Bit-by-bit OR reg with constant                                     |
|                  | exclusive or immediate                          | EORI X1, X2, 20    | X1 = X2 ^ 20                                                                       | Bit-by-bit XOR reg with constant                                    |
|                  | logical shift left                              | LSL X1, X2, 10     | X1 = X2 << 10                                                                      | Shift left by constant                                              |
|                  | logical shift right                             | LSR X1, X2, 10     | X1 = X2 << 10<br>X1 = X2 >> 10                                                     | Shift right by constant                                             |
|                  | compare and branch on                           | CBZ X1, 25         | if (X1 == 0) go to PC +                                                            | Equal 0 test; PC-relative branch                                    |
| Condi-           | equal 0                                         |                    | 4 + 100                                                                            |                                                                     |
| tional<br>branch | compare and branch on<br>not equal 0            | CBNZ X1, 25        | if (X1!= 0) go to PC +<br>4 + 100                                                  | Not equal 0 test; PC-relative                                       |
|                  | branch conditionally                            | B.cond 25          | if (condition true) go to<br>PC + 4 + 100                                          | Test condition codes; if true, branch                               |
| Uncondi-         | branch                                          | 8 2500             | go to PC + 4 + 10000                                                               | Branch to target address; PC-relative                               |
|                  | branch to register                              | BR X30             | go to X30                                                                          | For switch, procedure return                                        |
| tional           | branch with link                                | BL 2500            | X30 = PC + 4; PC + 4 +                                                             | For procedure call PC-relative                                      |

# Hardware/Software Interface

LEGv8 divide instructions ignore overflow, so software must determine whether the quotient is too large. In addition to overflow, division can also result in an improper calculation: division by 0. Some computers distinguish these two anomalous events. LEGv8 software must check the divisor to discover division by 0 as well as overflow.

# Elaboration

An even faster algorithm does not immediately add the divisor back if the remainder is negative. It simply adds the dividend to the shifted remainder in the following step, since  $(r+d) \times 2 - d = r \times 2 + d = r \times 2 + d$ . This nonrestoring division algorithm, which takes one clock cycle per step, is explored further in the exercises; the algorithm above is called restoring division. A third algorithm that doesn't save the result of the subtract if it's negative is called a nonperforming division algorithm. It averages one-third fewer arithmetic operations.

| PARTICIPATION<br>ACTIVITY | 3.3.8: LEGv8 multiply and divide instructions. | _ |
|---------------------------|------------------------------------------------|---|
| 1) Goal: X6 × x5,         | X7 (signed multiply high) X6, X7               | _ |
| Check                     | Show answer                                    |   |
| 2) Goal: X6 /             | X7 (unsigned division) x6, x7                  | - |
| Check                     | Show answer                                    |   |
| PARTICIPATION<br>ACTIVITY | 3.3.9: LEGv8 division.                         | _ |
| 1) The division           | on hardware supports signed                    | _ |

| ACTIVIT |                               | 3.3.9: LEGv8 division.     | _ |
|---------|-------------------------------|----------------------------|---|
|         | e division<br>sion.<br>O True | n hardware supports signed | - |
|         | ) False                       | e                          |   |
| can     |                               |                            | _ |
|         |                               |                            | _ |