

5.14 Real stuff: The rest of the ARMv8 special instructions

i This section has been set as optional by your instructor.

The figure below lists the 63 remaining ARMv8 instructions in the special purpose and systems category. We'll describe the instructions in the figure top-down, from left to right.

Figure 5.14.1: The list of assembly language instructions for the systems and special operations in the full ARMv8 Instruction set. Bold means the Instruction is also in LEGv8 (COD Figure 5.48).

Type	Mnemonic	Instruction	Type	Mnemonic	Instruction
Non-cache	LDNP	Load Non-temporal Pair	Unprivileged	LDR	Load Unprivileged register
	STNP	Store Non-temporal Pair		LDRB	Load Unprivileged byte
Barrier	CLREX	Clear exclusive monitor		LDRSB	Load Unprivileged signed byte
	DSB	Data synchronization barrier		LDRH	Load Unprivileged halfword
	DMB	Data memory barrier		LDRSH	Load Unprivileged signed halfword
	ISB	Instruction synchronization barrier		LDRSW	Load Unprivileged signed word
CRC	CRC32B	CRC-32 sum from byte	Exception	STTR	Store Unprivileged register
	CRC32H	CRC-32 sum from halfword		STTRB	Store Unprivileged byte
	CRC32W	CRC-32 sum from word		STTRH	Store Unprivileged halfword
	CRC32X	CRC-32 sum from doubleword		BRK	Software breakpoint instruction
	CRC32CB	CRC-32C sum from byte	Debug	HLT	Halting software breakpoint instruction
	CRC32CH	CRC-32C sum from halfword		HVC	Generate exception targeting Exception level 2
	CRC32CW	CRC-32C sum from word		SMC	Generate exception targeting Exception level 3
	CRC32CX	CRC-32C sum from doubleword		SVC	Generate exception targeting Exception level 1
Crypto	AESD	AES single round decryption	System	ERET	Exception return using current ELR and SPSR
	AESE	AES single round encryption		DCPS1	Debug switch to Exception level 1
	AESIMC	AES inverse mix columns		DCPS2	Debug switch to Exception level 2
	AESMC	AES mix columns		DCPS3	Debug switch to Exception level 3
	PMULL	Polynomial multiply long	Hint	DRPS	Debug restore PE state
	SHA1C	SHA1 hash update (choose)		SYS	System instruction
	SHA1H	SHA1 fixed rotate		SYSL	System instruction with result
	SHA1M	SHA1 hash update (majority)		IC	Instruction cache maintenance
	SHA1P	SHA1 hash update (parity)		DC	Data cache maintenance
	SHA1SU0	SHA1 schedule update 0		AT	Address translation
	SHA1SU1	SHA1 schedule update 1		TLBI	TLB Invalidate
	SHA256H	SHA256 hash update (part 1)		NOP	No operation
	SHA256H2	SHA256 hash update (part 2)		YIELD	Yield hint
	SHA256SU0	SHA256 schedule update 0		WFE	Wait for event
	SHA256SU1	SHA256 schedule update 1		WFI	Wait for interrupt
Sys Reg	MRS	Move system register to general-purpose register		SEV	Send event
	MSR	Move general-purpose register or immediate to system register		SEVL	Send event local
				HINT	Unallocated hint

The two "non-cache" or "no allocate" load pair (**LDNP**) and store pair (**STNP**) are intended for streaming through lots of data, so the data are unlikely to be used in the future; that is, no temporal locality. These instructions give hints to the memory hierarchy to *not* put the data read from or written to memory into caches, but to transfer data directly between main memory and processor registers. By specifying a pair of registers, large data transfers can proceed more quickly.

The barrier instructions provide synchronization barriers for instructions (**ISB**) and data (**DSB** and **DMB**). The latter two instructions are both barriers that affect data memory access ordering, and differ only in their strictness. The clear exclusive instruction (**CLREX**) tells the processor to give up exclusive access to a memory location that it requested earlier.

The eight CRC instructions are useful in calculating a cyclic redundancy checksum (CRC-32 or CRC-32C) on bytes, halfwords, words, or double words to help catch errors in large data sets (see the *Elaboration* in Section 5.5). Similarly, the 14 Cryptographic instructions use the SIMD registers to accelerate the computation of Advanced Encryption Standard (**AES**) encryption, Galois/Counter Mode (**GCM**) encryption, and Secure Hash Algorithm (**SHA**) encryption.

The two move system register instructions either move data into the processor state registers from a general purpose register or an immediate (**MSR**) or move data from the processor state registers into a general purpose register (**MRS**). The 31 instructions above bring us to the halfway point of surveying the special and system instructions of ARMv8.

Starting at the top of the right column of the figure above, the nine "unprivileged" loads and stores of different data widths let a processor at the EL1 interrupt level execute loads and stores that behave as if they were operating at the EL0 level, which means they can have protection faults. They act as normal loads and stores if executed at EL0 or levels higher than EL1.

The exception generation instructions include software breakpoint (**BRK**), halting software breakpoint (**HLT**), the supervisor call instructions (**SVC**), and two instructions similar to **SVC** except they go to higher exception levels: **HVC** goes to the hypervisor level (EL2) and **SMC** goes to the secure monitor level (EL3). Exception return (**ERET**), naturally enough, allows the program to return from an exception.

The four debugging instructions include three instructions that switch to a higher exception level (**DCPS1**, **DCPS2**, **DCPS3**) and one to restore to the previous processor element state (**DRPS**).

The six system management instructions include two general purpose ones (**SYS** and **SYSL**) and four for managing the memory hierarchy: instruction cache, data cache, address translation, and TLB invalidation.

Finally, the seven hint instructions provide a variety of architectural hints, including wait for interrupt, wait for event, send an event, yield, and NOP. These 32 instructions from the right column of the figure above bring the total to 63 special and system instructions in the full ARMv8 instruction set.

PARTICIPATION ACTIVITY 5.14.1: ARMv8 instructions for the systems and special operations.

WFI MRS ERET LDNP, STNP CRC32X

Non-cache load pair and store pair instructions

Cyclic redundancy checksum sum from doubleword instruction

A hint instruction

Move system register to general-purpose register instruction

Exception return instruction

Reset

 [Provide feedback on this section](#)