	Assignment 4 CS 3339 – Spring 2019 Due: per TRACS Friday @ 11:55pm
TRA the	(email not long Axxxxx number) 40 points (late until Sat @ noon -10 pts) submissions must be written in very neat handwriting and scanned (or typed) and submitted in PDF format to ACS with the filename of Ax_netID.pdf. You may submit as many times as you like prior to the deadline; only most recent submittal will be graded. All assignments must be submitted individually and reflect your own rk; however, you are encouraged to work in groups and discuss the problems with your classmates.
1)	[4 points] Given the following sequence of two MIPS instructions without forwarding paths how many stall cycles are required.
	sw \$t1, 0(\$t2) beq \$t1, \$zero, label
	Stall 2 Cycles E-100-ED-1000-1000
2)	[4 points] To prepare your p3 or p4 project for submission you need to execute the tar command to build a Tape ARchive (no tape involved it's a holdover). Complete the command line you need to execute in your project directory to build the file you will submit on TRACS:
	\$ tar CZVF While Project, tg = *, CAP th Makefile
3)	Four command line options must be passed in addition to the filename of the created "tarball" and the input filename(s). List and Briefly describe the purpose of each command line arg (letter). C: Create Archive V: Verbose; Print all filenames as they are added 2: Gzieped; Gzie file file file following archive for Operation. [6 points] The project 4 assignment includes the following statement: "The table should be indexed as
	follows: index = (PC _{branch} >> 2) % BPRED_SIZE."
	What is the value of BPRED_SIZE and where is it assigned? (4) # Olding BPRED_SIZE 64 (Preprocesser directive) Why is the address of the branch shifted by 2?
	What does the "" do? Operation, it will direct (Personal by 64, and take the remaider of a 2-bit Valve.
4)	[6 points] Early version of the MIPS processor (without "Microprocessor without Interlocked Pipeline Stages") did not check for data hazards.
	How was correct operation achieved? By Seperating dependent instructions with a nop
	Why was this technique abandoned? Very methicient and time defendent.
	What was added to the processor in order to ensure correct operation? MUTHPIENES (A U Control)

 [4 points]Write the following 4 methods of branch prediction in order from lowest to highest expected performance.

Static Prediction Prediction Prediction Br

1-bit dynamic prediction	Static prediction, never taken
Runtime prediction with BHT/BTB	2-bit dynamic prediction

 [6 points]Complete the table to the right showing the steps for unsigned integer multiplication.

> All entries except the result at the top and bottom are in binary.

Refer to lecture 3b.

9 _{decimal})	(13 _{decimal}	= 117 decimal
Multiplier 4 bits ->	Multiplicand 8 bits <-	Product
1001	0000 1101	0000 0000
	today +	0000 1101
0100	0001 1010	0000 1101
	+	0000 0000
0010	00110100	0000 1101
	+	0000 0000
0001	0110 1000	0000 1101
	to adherentifymore and +	0110 1000
al-rate . Also	0x75 hex ←	01110101

7) [6 points] To implement static multiple issue the compiler will group multiple instructions into "issue packets" based on the hardware microarchitecture. If there are many instructions in a single issue packet this is known as a VLIW (Very Long Instruction Word) implementation. For this question assume there are only two instructions in an issue packet.

Why does the instruction pairing of add and Iwbenefit the hardware implementation?

Based on the implementation discussed in class pairing an add instruction with an and instruction would introduce what type of hazard?

How will the compiler resolve this issue?

8) [4 points] Briefly explain the difference between <u>static</u> and <u>dynamic</u> multiple issue pipeline scheduling. Include specifically who (or more correctly what) is responsible for the scheduling. For credit answer needs to be more than static = fixed and dynamic = changes.

Static Scheduling: Pelies on the Compilar's Operation, in which it must sort introctions into VIIW, which are elected together, Dynamic Scheduling: Pelies on the CPU to Scheduling, based on value each instruction is given. CPU will execute instructions out of order but will store to registers in address.

CS3339 Texas State University

Copyright 2019 Lee B. Hinkle, all rights reserved