10.5 Instructions: Digital signal-processing extensions of the embedded RISCs

(Original section¹)

One feature found in every digital signal processor (DSP) architecture is support for integer multiply-accumulate. The multiplies tend to be on shorter words than regular integers, such as 16 bits, and the accumulator tends to be on longer words, such as 64 bits. The reason for multiply-accumulate is to efficiently implement digital filters, common in DSP applications. Since Thumb and MIPS-16 are subset architectures, they do not provide such support. Instead, programmers should use the DSP or multimedia extensions found in the 32-bit mode instructions of ARM and MIPS-64.

The figure below shows the size of the multiply, the size of the accumulator, and the operations and instruction names for the embedded RISCs. Machines with accumulator sizes greater than 32 and less than 64 bits will force the upper bits to remain as the sign bits, thereby "saturating" the add to set to maximum and minimum fixed-point values if the operations overflow.

Figure 10.5.1: Summary of five embedded RISC approaches to multiply-accumulate (COD Figure D.5.1).

	ARMv4	Thumb	SuperH	M32R	MIPS-16
Size of multiply	32B × 32B	_	32B × 32B, 16B × 16B	32B × 16B, 16B × 16B	
Size of accumulator	32B/64B	_	32B/42B, 48B/64B	56B	_
Accumulator name	Any GPR or pairs of GPRs	_	MACH, MACL	ACC	_
Operations	32B/64B product + 64B accumulate signed/ unsigned	_	32B product + 42B/32B accumulate (operands in memory); 64B product + 64B/48B accumulate (operands in memory); clear MAC	32B/48B product + 64B accumulate, round, move	_
Corresponding instruction names	MLA, SMLAL, UMLAL	_	MAC, MACS, MAC.L, MAC.LS, CLRMAC	MACHI/MACLO, MACWHI/MACWLO, RAC, RACH, MVFACHI/ MVFACLO, MVTACHI/ MVTACLO	_

(*1) This section is in original form.

Provide feedback on this section