Nama Decely Here	Assistance of CC 2220 Coning 2010
Name Derck Hemandez	Assignment 5 CS 3339 – Spring 2019
netID (semail not long Axxxxx number)	Due: Friday, 4/12/18 @ 11:55pm
All submissions must be written in very neat hand to TRACS with the filename of Ax_netID.pdf. You only the most recent submittal will be graded. All	40 points (late until noon 11/10 -10 pts) dwriting and scanned (or typed) and submitted in PDF format may submit as many times as you like prior to the deadline; assignments must be submitted individually and reflect your in groups and discuss the problems with your classmates.
1) [6 points] Dissassemble 00100100 : 152	affe6 (written as 32-bit MIPS addr:instr in hex)
0001, 0101 0010 1010 1111 1111 1110 1011	10
op by is well the imm. as no betneme	lone Ht, Stylooloo
s 10 m cm m m m	1 111 00 1000 + 00 1001 00 0110 oil
the 16 AL	
2) [6 points] Unroll the following loop four time	es and optimize the resulting instruction sequence. Assume
the loop count is a multiple of four. Further	assume the 5-stage MIPS pipeline with ID-stage branch
dependency on \$t0; be careful about bubble	eed to be generated by the CPU. [Hint: There is a source s from this!]
loop: Sw Sal, O(\$t0) - Store	Storto Ja, do-lop al to
addi (sto, sto, 4 - ada	15 4, to \$to
bne \$t0, \$a0, loop-	complies.
Aldi Ata At Col loo	Sw \$14,0 (16) 4 1005
2 / 30 /04 / 2 / (44)	2 SIN \$10. 4(9to)
a Laddi Alto, Ataiti	3 5(1) Day & (Ito) - 16 = 0.
3 (Sw. Ja, , 8 (1 to) on	4 Carleti & to & to 4
A Start A pto of 10 10	m Shi An 12 (#ta) for (Inta) (1=0 : 6
do work add I to by Dtory	Sw Qo(to)
one Ito Jao 100P	bre Ito, Iao, loop addi to
	ce three types of hazards. The MIPS architecture avoids
to the other two types of hazards.	hardware. Complete the following statements with respect
Orto	
	rior instructions results are not available for a current
some performance	adding cycles. In order to gain back are implemented.
1. 1.	as to as the all the all
1.0	next instruction executed is not located at PC+4. These
hazards are corrected using +100h	cycles. In order to gain back some performance emented.
Is imple	infeliced.

4)	[4 points] Assume a processor with a 2.0 GHz clock. The cache has a base cache access time (including hit
eferred 1	detection) of 1 clock cycle, and L1 miss penalty of 10 cycles, and an L2 miss penalty of 40 cycles. Assume
to /2	that 8% of read accesses to the L1 data cache miss and that 20% of read accesses to the L2 miss
	Compute the average number of clock cycles required for a load instruction.
~ Class	11 + 08/ 12 + ,20 (40) = 2.44 (4/165.
assign.	11+ .08[10 + .20 (40)] = 2,44 cycles/seco
1	Clock cycle (ache miss
	What is the average memory access time per load instruction in nanoseconds?
	(AMAT) - Company of the company of t
	2.44 Cycles/second = 2.44 + 10 (yeles/15.
V	
5)	[4 points] A 4-way set associative write-back cache is implemented on a system with 32-bit words and
1000	addresses. It is organized with 16 words per block and has a total of 64 blocks. Show how the address bits A[31] to A[0] would map to the tag, index, word offset, and byte offset fields.
	bits A[51] to A[0] would map to the tag, index, word onset, and byte onset neids.
	Hugy 2 byte () 21 1801
	64 Blocks 16 Words March 4 und offset
	11 Cots
	Ja Josephole Tag Index word off byte of
	ACSIS to ACIOS ACOS ACOS ACOS ACOS ACOS TO ACOS TO A
? 6)	[4 points] Describe a pattern of memory access that would exhibit the types of locality listed below.
	Temporal Locality Spatial Locality
	Copy newly accessed data copy neighboring data
alloca -	Referenced in cruster time Reference crosery together
	KEATTINEED THE COSTA TIME (CHARACTE) CLOSELY JUSCOM
Ex: 1	ACJ COJ, ACJ COJ COJ, ACOJ COJ
77)	[4 points] Even without prefetching it is possible for the first-ever access to a word to hit in the cache.
	What allows this to happen? memory to Calhe
C	Possible Would be it its part of the Previously accessed
_	ance there is to be it to be the Decrease allessed
	Possible Would be it its part of the recordering alles
	Cache block.
8)	[6 points] Given a direct mapped cache with one word per block and four blocks with the following
	accesses, circle the cycles/addresses that are cache hits.
loo	0x0, 0x18, 0xC, 0x20, 0x18, 0x38, 0xC, 0x18, 0x20, 0x38
	V X X X X X X X X X X X X X X X X X X X
	00 01 10 11 00 01 10 11 00 01 (-4 1)
	What is the hit ratio?
	nazardz are con eched using
-	50% X X18, X38, X38 11000
	910

2/10 = 20/6