## 3.7 Real stuff: The rest of the ARMv8 arithmetic instructions.

a

This section has been set as optional by your instructor.

COD Figure 2.40 (The number of instructions of each type...) lists 63 assembly-language instructions for integer multiply, integer divide, and floating-point operations in the full ARMv8 instruction set and an impressive 245 SIMD assembly language instructions.

It also shows 18 floating-point data transfer instructions in machine language but none in assembly language. COD Figure 3.17 (LEGv8 floating-point architecture revealed thus far), however, lists four assembly language instructions for floating-point data transfer. This apparent contradiction occurs because ARMv8 assemblers can use the names of the registers along with the generic data transfer instruction names to generate the proper opcode. For example, the ARMv8 assembler turns three instructions:

```
LDUR S1, [X23,#100]
LDUR D1, [X23,#100]
LDUR X1, [X23,#100]
```

into machine language versions of the following LEGv8 instructions:

```
LDURS S1, [X23,#100]
LDURD D1, [X23,#100]
LDUR X1, [X23,#100]
```

As mentioned in an earlier elaboration, we use distinct assembly language names for different floating-point machine language instructions in this book in the belief that there will be less confusion about how the hardware works if we keep the relationship between the two levels one-to-one, but the register names alone are sufficient for an assembler to keep things straight.

## Full ARMv8 integer and floating-point arithmetic instructions

The figure below shows all 63 assembly-language integer arithmetic and floating-point instructions in the full ARMv8 instruction set, with the 15 ARMv8 arithmetic core instructions highlighted in bold. Pseudoinstructions are italicized.

Figure 3.7.1: Full ARMv8 assembly-language instructions for integer and floating-point arithmetic (COD Figure 3.20).

Instruction in bold font is in the LEGv8 core. Italicized instructions are pseudoinstructions.

Туре	Mnemonic	Instruction	Туре	Mnemonic	Instruction
0	MUL	Multiply		MADD	Multiply-add
	SMULH	Signed multiply high	Ado	MSUB	Multiply-subtract
ž	UMULH	Unsigned multiply high	Integer Mul-Add	SMADDL	Signed multiply-add long
20	SDIV	Signed divide	10	SMSUBL	Signed multiply-subtract long
Se	UDIV	Unsigned divide	iteg	UMADDL	Unsigned multiply-add long
当	SMULL	Signed multiply long	=	UMSUBL	Unsigned multiply-subtract long
nteger Multiply & Divide	UMULL	Unsigned multiply long	2	FMADD	Floating-point fused multiply-add
ege	MNEG	Multiply-negate	FP Mul-Add	FMSUB	Floating-point fused multiply-subtract
=	UMNEGL	Unsigned multiply-negate long	ž	FNMADD	Floating-point negated fused multiply-add
	SMNEGL	Signed multiply-negate long	£	FNMSUB	Floating-point negated fused multiply-subtract
	FADDS	Floating-point add single	FP	FMOV	Floating-point move to/from integer or FP register
	FSUBS	Floating-point subtract single	FP	FMOVI	Floating-point move immediate
	FMULS	Floating-point multiply single	se	FCSEL	Continue and a second second
on .	FDIVS	Floating-point divide single	8	FUSEL	Floating-point conditional select
FP two source operands	FADDD	Floating-point add double	FP round	FRINTA	Floating-point round to nearest with ties to odd
ber	FSUBD	Floating-point subtract double		FRINTI	Floating-point round using current rounding mode
9	FNMUL	Floating-point scalar multiply-negate		FRINTM	Floating-point round toward -infinity
no	FMULD	Floating-point multiply double		FRINTN	Floating-point round to nearest with ties to even
S O	FDIVD	Floating-point divide double		FRINTP	Floating-point round toward +infinity
₹	FCMPS	Floating-point compare single (quiet)		FRINTX	Floating-point exact using current rounding mode
ii.	FCMPD	Floating-point compare double (quiet)		FRINTZ	Floating-point round toward 0
	FCMPE	Floating-point signaling compare		FCVTAS	FP convert to signed integer, rounding to nearest odd
	FCCMP	Floating-point conditional quiet compare		FCVTAU	FP convert to unsigned integer, rounding to nearest od
	FCCMPE	Floating-point conditional signaling compare		FCVTMS	FP convert to signed integer, rounding toward -infinity
e pu	FABS	Floating-point scalar absolute value		FCVTMU	FP convert to unsigned integer, rounding toward -infinity
FP one operand	FNEG	Floating-point scalar negate	convert	FCVTNS	FP convert to signed integer, rounding to nearest even
는 용	FSQRT	Floating-point scalar square root		FCVTNU	FP convert to unsigned integer, rounding to nearest eve
	FMAX	Floating-point scalar maximum		FCVTPS	FP convert to signed integer, rounding toward +infinity
ax	EMIN	Floating-point scalar minimum		FCVTPU	FP convert to unsigned integer, rounding toward +infinit
S	EMAXNM	Floating-point scalar maximum number	0	FCVTZS	FP convert to signed integer, rounding toward 0
FP Min/Max	LIMANII	(NaN = -Inf)		FCVTZU	FP convert to unsigned integer, rounding toward 0
	EMINNM	Floating-point scalar minimum number		SCVTF	Signed integer convert to FP, current rounding mode
	LETHWA	(NaN = +Inf)		UCVTF	Unsigned integer convert to FP, current rounding mode

Like many other ARMv8 instruction categories, there is a version of the integer multiply instruction that supplies the negative of the result (NNEG). There are also "long" versions of the four multiply instructions, where the operands are 32 bits (long) instead of 64 bits (long long). ARMv8 also has six instructions that do both an integer multiply and an add or subtract for either three long (32-bit) or three long (64-bit) operands. In fact, six of the integer multiply instructions are just pseudoinstructions of the multiply-add instructions with one of the three operands being the zero register (XZR). These 11 new ARMv8 integer instructions join the five multiply and divide instructions in the ARMv8 arithmetic core account for 16 instructions.

Like integer multiply, there is a version of floating-point multiply that produces a negative product (FNMUL). Like integer conditional compare instruction (CCMP), there is a conditional version of compare that (confusingly) does a comparison only if the initial condition is true (FCCMP). To allow programmers to check to see if an operand is a Not-A-Number (NaN), there are two versions of the comparison instructions: one that doesn't cause an exception whenever one of the operands is the value NaN (quiet compare) as well as one that does (signaling compare) in case the programmer wants an exception whenever a NaN is found. Again like integer multiply, there are four floating-point instructions that do multiply followed by an add or a subtract. ARMv8 has three more instructions for floating-point operations with a single operand: absolute value, negate, and square root. These 11 instructions join the 10 other existing instructions from the ARMv8 arithmetic core to bring our running total to 37.

Minimum and maximum floating-point operations are again a bit more complicated due to NaNs. There are two instructions that trap if an operand is a NaN and two that treat NaN as an extreme number: minus infinity for maximum or plus infinity for minimum. Not only does ARMv8 have one floating-point move instruction that can copy a value between floating-point registers or between integer registers and floating-point registers, it has one that can load a floating-point constant into a register. And once again like integer conditional select (CSEL), there is a floating-point version (FCSEL). These seven instructions get us to 44 arithmetic assembly-language instructions.

The final two categories are for rounding floating-point numbers and converting between integers and floating-point numbers. To round according to the many modes of IEEE 754, ARMv8 has seven instructions. To cover all combinations of conversions of signed and unsigned integers for the different rounding modes requires 12 more instructions. These last two categories bring us to 63 arithmetic assembly language instructions, which matches COD Figure 2.40 (The number of instructions of each type...).

PARTICIPATION ACTIVITY	3.7.1: ARMv8 assembly-language arithmetic instructions.						
FCCMP	FNMUL	63	15				
				Number of assembly-language integer arithmetic and floating-point instructions in ARMv8			
				Floating-point multiply instruction that produces a negative product			
				Number of ARMv8 arithmetic core instructions			
				Conditional compare that only compares if the initial condition is true			
				Reset			

## **Full ARMv8 SIMD instructions**

The figure below shows all 245 assembly-language SIMD instructions in the full ARMv8 instruction set. To fit these 245 instructions into a single table, we use regular expressions to represent several instructions within a single table entry. The figure caption reviews the three regular expression operators we use.

Figure 3.7.2: Full ARMv8 assembly language for SIMD instructions, which uses the term vector to distinguish them from single operands (scalar) (COD Figure 3.21).

To fit all 245 assembly language instructions into this small space, we use regular expressions to show the valid combinations. Question mark means 0 or 1 copies of the letter before it, so  $\tt F?ADD$  represents the two instructions  $\tt ADD$  and  $\tt FADD$ . Square brackets mean there is a version for each letter in the brackets, so  $\tt [US]QADD$  represents the two instructions  $\tt UQADD$  and  $\tt SQADD$ . Finally, curly brackets and a vertical line to separate the options show how to form multiple letter versions of the instructions. For example,  $\tt REV\{16\,|\,32\,|\,64\}$  stands for the three instructions  $\tt REV16$ ,  $\tt REV32$ , and  $\tt REV46$ .

Description	Name	Туре	Description	Name
Vector add	F?ADD		Integer saturating vector add	[US]QADD
Integer vector add returning high, narrow	ADDHN2? [US]ADDL2? [US]ADDW2? FADDP [US]ADDLP [US]ADALP F7SUB	1		[US]QSUB
		1		SUQADD
		1		USQADD
Vector add pair		Saturating Arithmetic		SQABS
Integer vector add long pair				SQDMLAL2?
				SQDMLSL2?
Vector subtract				SODMULH
	SUBHN2?			SQDMULL2?
	FUSTSUBL 22			[US]QXTN2?
				SQXTUN2?
		1		SONEG
				SORDMULH
		Multiply- Add		MLA
				FMLA
				[US]MLAL2? MLS
				FMLS
				[US]MLSL2?
				ADDV
		1		[US]ADDLV
		Reduction		[USF]MAXV
		- Housecon		FMAXNMV
FP vector absolute compare greater than	FACGT		Minimum element in vector	[USF]FMINV
FP vector absolute compare less than or equal	FACLE		FP minNum element in vector	FMINNMV
FP vector absolute compare less than	FACLT		Integer saturating vector rounding shift left	[US]QRSHL
Vector compare equal	F?CMEQ		Integer saturating vector shift right rounded narrow	[US]QRSHRN
Vector compare greater than or equal	{CMHS F?CMGE} {CMHI F?CMGT}	1	Signed integer saturating vector shift right rounded unsigned narrow	SQRSHRUN
Vector compare greater than		Saturating Shifts	Integer saturating vector shift left	[US]QSHL
Vector compare less than or equal	(CMLS F?CMLE)		Signed integer saturating vector shift left unsigned	SQSHLU
Vector compare less than	(CML01F2CMLT)	1	Integer saturating vector shift right narrow	[US]QSHRN
Vector test bits	CMTST	1	Signed integer saturating vector shift right unsigned narrow	SQSHRUN
Bitwise vector AND	AND		Vector maximum	[USF]MAX
Bitwise vector hit clear		1	ER vector markium	FMAXNM
		1	Vector minimum	[USF]MIN
Bitwise vector OR NOT	ORN	1	ED vector minAlum	EMINNM
		Min / Max		CUSEIMAXP
		1	The state of the s	FMAXNMP
		1		[USF]MINP
				FMINNMP
		Convert		
				FCVT[Zx][SL
				[US]CVTF
				FCVT[NL]
				FCVTXN
		Round		FRINTX
				[US]RSRA
	[US]RSHR			RSUBHN2
Integer rounding vector shift right narrow			Integer rounding vector halving add	[US]RHADD
Integer vector absolute difference and accumulate	[US]ABA		Integer vector rounding add returning high, narrow	RADDHN
Integer vector absolute difference and accumulate long	[US]ABAL2?		Bitwise vector select	BSL
Vector absolute difference	[USF]ABD	1	Bitwise vector extract	EXT
Integer vector absolute difference long	[USF]ABDL2?		Bitwise vector insert if {true   false}	BI[TF]
Vector absolute value	F?ABS	Insert /	Vector reverse bits in bytes	RBIT
Vector load (pair   register) LD[PR] Vector store (pair   register) ST[PR]		Extract / Reverse /	Vector reverse elements	REV(16 32 6
			Duplicate single vector element to all elements	DUP
Vector move	[USF]MOV	Duplicate	Insert single element in another element	INS
Vector structure/element load LD[1234]		1	Vector element transpose	TRN[12]
		1	Vector element zip	ZIP2?
	LDE123418			
Vector replicated element load	LD[1234]R	-		
Vector replicated element load Vector structure store	ST[1234]		Vector element unzip	UZP[12]
Vector replicated element load  Vector structure store  Integer vector count leading (sign   zero) bits	ST[1234] CL[SZ]		Vector element unzip Integer vector lengthen	UZP[12] [US]XTL2?
Vector replicated element load Vector structure store	ST[1234]	Vector Length	Vector element unzip	UZP[12]
	Integer vector and tong pair Integer vector and accommante long pair Vector subtract Integer vector and accommante long pair Vector subtract Integer vector subtract returning light, name Integer vector subtract tong Integer vector subtract tong Integer vector subtract tong Integer vector subtract tong Integer vector subtract vector Vector multiply	Integer vector and long Integer vector and store Integer vector and and sociumation for pair Integer vector and and sociumation for pair Integer vector and and sociumation for pair Integer vector and store Integer vector and store Integer vector and store Integer vector subtract entering high, narrow Integer vector subtract entering high, narrow Integer vector subtract entering high, narrow Integer vector subtract vector Integer vector subtract Integer vector subtract Integer vector vector Integer vecto	Integer vector and tong	Integer vector and tong Integer vector and some I (ISS.) ABDLP 2 Vector and pair Integer vector and some of the pair I (ISS.) ABDLP 3 Integer vector and and accountable long pair I (ISS.) ABDLP 3 Integer vector and accountable long pair I (ISS.) ABDLP 3 Integer vector and accountable long pair I (ISS.) ABDLP 3 Integer vector and accountable long pair I (ISS.) ABDLP 3 Integer vector and pair accountable long pair I (ISS.) ABDLP 3 Integer vector and pair accountable long pair I (ISS.) ABDLP 3 Integer vector activate returning light, narrow ISS.) SIGN. 22 Integer vector activate returning light, narrow ISS.) SIGN. 22 Integer vector activate returning light, narrow ISS.) SIGN. 22 Integer vector activate returning light, narrow ISS., SIGN. 22 Vector religited I TANCO I (ISS.) SIGN. 22 Vector religited I TANCO I (ISS.) SIGN. 22 Vector religited I SIGN. 23 Vector religited I SIGN. 24 Vector religited I SIGN. 24 Vector religited I SIGN. 25 Vector religited I SIGN. 24 Vector religited I SIGN. 25 Vector r

- Wide means the width of the elements in the destination register and the first source registers is twice the width of the elements in the second source register.
- Long means the width of the elements in the destination register is twice the width of the elements in all source registers.
- Narrow means the width of the elements in the destination register is half the width of the elements in all source registers.

These three options are naturally enough indicated by the three suffixes W, L, and N. Like the non-SIMD instructions, pair means do the operation to a pair of SIMD registers. These instructions use the suffix P.

When dealing with narrow operations, the instruction could operate on either the lower half or the upper half of the 128-bit SIMD register containing the narrower elements. The default is use the lower half, with the suffix 2 indicating the operation is working on the upper half of the SIMD register.

The *prefixes* U, S, and F refer to the data types of unsigned integers, signed integers, and floating-point. When the elements are just plain bits, there is no prefix. There are also three instructions that use the type polynomial, and they use P as the prefix.

Most SIMD categories are self-explanatory, so we'll explain just the ones that may not be obvious. Instead of setting condition codes, SIMD compare vector sets the destination vector element to all 1s if the condition holds, or to 0 if not. While ARMv8 has only half of the comparisons (HS, GE, HI, GT), the programmer gets the others (LS, LE, LO, LT) by reversing the operands and using the complementary comparison. That is, A < B is the same as  $B \ge A$ . Reductions do the operations across the elements within a single SIMD register rather than between elements of different SIMD registers as is the case for the rest of the SIMD instructions. As the category name suggests, these instructions perform the classic reduction operations of sum, minimum, and maximum. Finally, the table lookup instructions use one to four SIMD registers to act as a table. The elements of the other source register hold the indexes of the table and then the results of the parallel table lookups are stored in the elements of the destination register.

With the information above describing the terms wide, long, narrow, pair, and so on, the descriptions of the instructions within the categories are usually understandable. Here are a few that might not be:

- The elaboration in COD Section 3.5 (Floating point) explains how fused multiply-add only does one rounding instead of two as you might expect from doing two operations in one instruction. As is often the case, rather than choosing between them, ARMv8 offers both fused multiply-adds (one rounding) and chained multiply-adds (two roundings).
- Integer vector shift left and insert (SLI) provides a way to combine bits from two vectors.
- Integer vector shift right and accumulate instructions (SSRA, USRA) are useful when intermediate calculations are made at a higher precision before the result is added to a lower precision accumulator.
- Vector structure/element load instructions (LD1, LD2, LD3, LD4) loads structures of one, two, three, or four elements into SIMD registers.

PARTICIPATION ACTIVITY 3.7.2: ARMv8 assembly-language SIMD instructions.	
1) ARMv8 has assembly-language SIMD instructions.  O 63 O 245	
2) Which SIMD instruction version means the width of the elements in the destination register is twice the width of the elements in all source registers?  O Wide  Long	
3) Each SIMD version is denoted by a  O prefix Suffix	
<ul><li>4) The prefixes U, S, and F refer to</li><li>O data types</li><li>O operand sizes</li></ul>	

Provide feedback on this section