
## 2.3 Operations of the computer hardware

If There must certainly be instructions for performing the fundamental arithmetic operations. Burks, Goldstine, and von Neumann, 1947

Every computer must be able to perform arithmetic. The LEGv8 assembly language notation

ADD a, b, c

instructs a computer to add the two variables  ${\tt b}$  and  ${\tt c}$  and to put their sum in  ${\tt a}$ 




This notation is rigid in that each LEGv8 arithmetic instruction performs only one operation and must always have exactly three variables. For example, suppose we want to place the sum of four variables **b**, **c**, **d**, and **e** into variable **a**. (In this section we are being deliberately vague about what a "variable" is; in COD Section 2.3 (Operands of the computer hardware) we'll explain in detail.)

The following sequence of instructions adds the four variables:

```
ADD a, b, c \,\, // The sum of b and c is placed in a ADD a, a, d \,\, // The sum of b, c, and d is now in a ADD a, a, e \,\, // The sum of b, c, d, and e is now in a
```


Thus, it takes three instructions to sum the four variables.



Above, the words to the right of the double slashes (//) on each line are **comments** for the human reader, so the computer ignores them. Note that unlike other programming languages, each line of this language can contain at most one instruction. Another difference from C is that comments always terminate at the end of a line.

Similarly to the add instruction, SUB a, b, c computes b - c and puts the result in a. A table at the end of this section lists more LEGv8 instructions.


PARTICIPATION ACTIVITY 2.3.4: Basic instruction execution.




The natural number of operands for an operation like addition is three: the two numbers being added together and a place to put the sum. Requiring every instruction to have exactly three operands, no more and no less, conforms to the philosophy of keeping the hardware simple: hardware for a variable number of operands is more complicated than hardware for a fixed number. This situation illustrates the first of three underlying principles of hardware design:

Design Principle 1: Simplicity favors regularity.

We can now show, in the two examples that follow, the relationship of programs written in higher-level programming languages to programs in this more primitive notation.





```
PARTICIPATION ACTIVITY

2.3.7: Compiling an expression.

Order the assembly instructions to calculate the expression: a = b + c + d - e

ADD t0, b, c SUB a, t1, e ADD t1, t0, d

1
2
3
```

## Elaboration

To increase portability, Java was originally envisioned as relying on a software interpreter. The instruction set of this interpreter is called Java bytecodes (see COD Section 2.15 (Advanced Material: Compiling C and Interpreting Java)), which is quite different from the LEGV8 instruction set. To get performance close to the equivalent C program, Java systems today typically compile Java bytecodes into the native instruction sets like LEGV8. Because this compilation is normally done much later than for C programs, such Java compilers are often called Just In Time (JIT) compilers. COD Section 2.12 (Translating and Starting a Program) shows how JITs are used later than C compilers in the start-up process, and COD Section 2.13 (A C Sort Example to Put It All Together) shows the performance consequences of compiling versus interpreting Java programs.

Table 2.3.1: LEGv8 operands revealed in this chapter (COD Figure 2.1).

Name	Example	Comments	
32 registers	X0X30, XZR	Fast locations for data. In LEGv8, data must be in registers to perform arithmetic, and register XZR always equals 0.	
2 <sup>62</sup> memory doublewords	Memory[0], Memory [4],, Memory[4,611,686,018,427,387,904]	Accessed only by data transfer instructions. LEGv8 uses byte addresses, so sequential doubleword addresses diffe by 8. Memory holds data structures, arrays, and spilled registers.	

PARTICIPATION ACTIVITY 2.3.11: LEGv8 registers.

Indicate whether each name refers to a LEGv8 register.

1) X0

Yes

No

2) X32 O Yes O No	_
3) X O Yes O No	-
4) XZR  O Yes  O No	~
5) XONE O Yes O No	_
6) Memory[0]  O Yes O No	

Table 2.3.2: LEGv8 assembly language revealed in this chapter (COD Figure 2.1).

Category	Instruction	Example	Meaning	Comments
	add	ADD X1, X2, X3	X1 = X2 + X3	Three register operands
	subtract	SUB X1, X2, X3	X1 = X2 - X3	Three register operands
	add immediate	ADDI X1, X2, 20	X1 = X2 + 20	Used to add constants
Arithmetic	subtract immediate	SUBI X1, X2, 20	X1 = X2 - 20	Used to subtract constants
	add and set flags	ADDS X1, X2, X3	x1 = x2 + x3	Add, set condition codes
	subtract and set flags	SUBS X1, X2, X3	X1 = X2 - X3	Subtract, set condition codes
	add immediate and set flags	ADDIS X1, X2, 20	X1 = X2 + 20	Add constant, set condition codes
	subtract immediate and set flags	SUBIS X1, X2, 20	X1 = X2 - 20	Subtract constant, set condition codes
Data transfer	load register	LDUR X1, [X2, 40]	x1 = Memory[x2 + 40]	Doubleword from memory to register
	store register	STUR X1, [X2, 40]	Memory[x2 + 40] = x1	Doubleword from register to memory
	load signed word	LDURSW X1, [X2, 40]	x1 = Memory[x2 + 40]	Word from memory to register
	store word	STURW X1, [X2, 40]	Memory[x2 + 40] = x1	Word from register to memory
	load half	LDURH X1, [X2, 40]	X1 = Memory[X2 + 40]	Halfword memory to register
	store half	STURH X1, [X2, 40]	Memory[x2 + 40] = x1	Halfword register to memory
	load byte	LDURB X1, [X2, 40]	x1 = Memory[x2	Byte from

			+ 40]	memory to register
	store byte	STURB X1, [X2, 40]	Memory[x2 + 40] = x1	Byte from register to memory
	load exclusive register	LDXR X1, [X2, 0]	x1 = Memory[x2]	Load; 1st half of atomic swap
	store exclusive register	STXR X1, X3, [X2]	Memory[x2] = x1; x3 = 0 or 1	Store; 2nd half of atomic swap
	move wide with zero	MOVZ X1, 20	x1 = 20 or 20*2 <sup>16</sup> or 20*2 <sup>32</sup> or 20*2 <sup>48</sup>	Loads 16- bit constant, rest zeros
	move wide with keep	MOVK X1, 20	x1 = 20 or 20*2 <sup>16</sup> or 20*2 <sup>32</sup> or 20*2 <sup>48</sup>	Loads 16- bit constant, rest unchanged
Logical	and	AND X1, X2, X3	x1 = x2 & x3	Three reg. operands; bit-by-bit AND
	inclusive or	ORR X1, X2, X3	x1 = x2   x3	Three reg. operands; bit-by-bit OR
	exclusive or	EOR X1, X2, X3	x1 = x2 ^ x3	Three reg. operands; bit-by-bit XOR
	and immediate	ANDI X1, X2, 20	X1 = X2 & 20	Bit-by-bit AND reg with constant
	inclusive or immediate	ORRI X1, X2, 20	X1 = X2   20	Bit-by-bit OR reg with constant
	exclusive or immediate	EORI X1, X2, 20	x1 = x2 ^ 20	Bit-by-bit XOR reg with constant
	logical shift left	LSL X1, X2, 10	X1 = X2 << 10	Shift left by constant
	logical shift right	LSR X1, X2, 10	x1 = x2 >> 10	Shift right by constant
Conditional branch	compare and branch on equal 0	CBZ X1, 25	if (X1 == 0) go to PC + 4 + 100	Equal 0 test; PC- relative branch
	compare and branch on not equal 0	CBNZ X1, 25	if (X1 != 0) go to PC + 4 + 100	Not equal 0 test; PC- relative
	branch conditionally	B.cond 25	if (condition true) go to PC + 4 + 100	Test condition codes; if true, branch
Unconditional jump	branch	В 2500	go to PC + 4 + 10000	Branch to target address; PC-relative
	branch to register	BR X30	go to x30	For switch, procedure return
	branch with link	BL 2500	x30 = PC + 4; PC + 4 + 10000	For procedure call PC-relative



Provide feedback on this section