Name	Perek Hernandez	Check	Opis bad at hop. Brunches how.
netID	allianariate	_ / 1001811111111111	C2 2222 - 2044118 5078
THE CO. COMMENT AND THE PARTY OF THE PARTY O	mail not long Axxxxx number)	_ Due: Friday 3/	
All submission TRACS with the most received	ns must be written in very neat har he filename of Ax_netID.pdf. You n	ndwriting and scanned (or to hay submit as many times a ignments must be submitted	until noon 3/2 -10 points) yped) and submitted in PDF format to is you like prior to the deadline; only ed individually and reflect your own lems with your classmates.
presenta http://kt	tion gives some insight, only the fir h.s3-website-eu-west-1.amazonaw	ical or functions give the cost slide the remainder cove s.com/ie1204 5/slides/eng	Minterms take the form of ABC or orrect output. The first slide of this rs optimization techniques. /F4minimering eng.pdf BC (I)BC+ABC Simplified
0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1	1 ABC 1 ABC 1 ABC	BC+ABC+ABC+ABC+ABC+ABC+ABC+ABC+ABC+ABC+A	3 .
Proceeding-	point addition.	Integer addition is mu	1ch more simpler compared to
Integer addition doesn't need to: Align decimal points, or Add Significands, or normalize result, nor round.			
3) [4 points] Express the value -0.875 decimal in IEEE 754 single precision binary format and convert to hexadecimal.			
s 127-6 [0][[1].		Cxponent Fraction	Hex= 0xBF600000
SOUNT	0 11 0 0 000 0 0000	0000 0006	Bihary = 10111111 0110 0000 0000 0000 0000 Clecimal = -1875
3	6 0 0	0 0.	

4) [4 points] Correct the following emulation code for the MIPS beq instruction.

/* beq */ if (regFile[rs] = regFile[rd]) { pc = 4 + uimm;}

if ([CgFile[rs]] = [Cgfile[t]]) {

Pc = Pc + (Simm (12)) |

Some of the MIPS beq instruction.

(pc = 4 + uimm;)

Pc = 4 + uimm;

(pc = 4 + uimm;)

Pc = Pc + (Simm (12)) |

Some of the MIPS beq instruction.

(pc = 4 + uimm;)

Pc = Pc + (Simm (12)) |

Some of the MIPS beq instruction.

(pc = 4 + uimm;)

Pc = Pc + (Simm (12)) |

Pc = Pc + (Simm (12)) |

Some of the MIPS beq instruction.

(pc = 4 + uimm;)

Pc = Pc + (Simm (12)) |

Some of the MIPS beq instruction.

Pc = A + uimm;

case 0x2b:
D(cout << "sw " << regNames[rt] << ", " << dec << simm << "(" << regNames[rs] << ","

opIsLoad = fals(; opIsStore fals(;

writeDest = fals(; destReg = fals(;

aluOp = HDD ;

aluSrc1 = fals(rs) ;

aluSrc2 = Simm ;

storeData = fals(rt) ;

break;

- Single Memory 7
 [4 points] The MIPS pipelined implementation has no structural hazards. What are the other 2 hazards that exist and what is the primary technique used to improve performance versus simply inserting bubbles. No Bubble Data Hazard: Instead of Bubble, Use favording to immediately Use When Computed.

 Control Hazard: Branch Prediction, Predict branch Operations likely to occur.
 - 7) [4 points] If a pipelined processor has implemented all forwarding paths but no hazard detection, describe a case where the processor could the processor produce erroneous results.

· No stall
· bad-use

· bad-use

· a forward Path is incorrect, due to

a lack of stall or origin is wrong

Write a short sequence of assembly instructions that would not give correct output if this were the case.

Reco

Write a short sequence of assemulation 1000 100

* all of these in beducen in between in between it or the turnaition path will be involved.

Can't go backwards, So it the forward Path is fraid before ready a Strong (1541)

[4 points] For the following instruction sequence show the bubbles required to ensure correct output without 8) reordering and without forwarding paths. Draw arrows representing the flow of r3 and r4. [See figures 4.53 and 4.58] and/ Instr CC1 CC2 CC8 CC1(CC6 CC9 CC3 CC7 CC4 IM W end Sturt [4 points] Repeat the exercise, but this time use all possible forwarding paths to speed up execution. CC4 CC5 CC3 CC6 CC8 CC2 CC7 CC1 CC9 CC1(Instr IM all Cliagrams lw IM DUb DM RF EXCIDIN R type Im-Exp. DMORT I TYPE IM-RT. IW

Exclor Rygg m-Exc