
# 2.6 Representing instructions in the computer

We are now ready to explain the difference between the way humans instruct computers and the way computers see instructions.

Instructions are kept in the computer as a series of high and low electronic signals and may be represented as numbers. In fact, each piece of an instruction can be considered as an individual number, and placing these numbers side by side forms the instruction. The 32 registers of LEGv8 are just referred to by their number, from 0 to 31.

The below animation shows the conversion of an assembly instruction into a machine instruction consisting of 0's and 1's. A machine instruction is composed of *fields*, each field having several bits and representing some part of the instruction.




This layout of the instruction is called the *instruction format*. As you can see from counting the number of bits, this LEGv8 instruction takes exactly 32 bits—a word, or one half of a doubleword. In keeping with our design principle that simplicity favors regularity, all LEGv8 instructions are 32 bits long.

Instruction format: A form of representation of an instruction composed of fields of binary numbers.

To distinguish it from assembly language, we call the numeric version of instructions *machine language* and a sequence of such instructions machine code.

Machine language: Binary representation used for communication within a computer system.



instruction?			
Check	Show answer		
Given: ADD			
What decim	al value is stored in field 2?		
Check	Show answer		
Given: ADD	<5, X9, X1		
What 5-bit v	alue is stored in field 4?		
Check	Show answer		


It would appear that you would now be reading and writing long, tiresome strings of binary numbers. We avoid that tedium by using a higher base than binary that converts easily into binary. Since almost all computer data sizes are multiples of 4, hexadecimal (base 16) numbers are popular. As base 16 is a power of 2, we can trivially convert by replacing each group of four binary digits by a single hexadecimal digit, and vice versa. The figure below converts between hexadecimal and binary.

Hexadecimal: Numbers in base 16.


Figure 2.6.1: The hexadecimal-binary conversion table (COD Figure 2.4).

Just replace one hexadecimal digit by the corresponding four binary digits, and vice versa. If the length of the binary number is not a multiple of 4, go from right to left.


Hexadecimal	Binary	Hexadecimal	Binary	Hexadecimal	Binary	Hexadecimal	Binary
O <sub>hex</sub>	0000 <sub>two</sub>	4 <sub>hex</sub>	0100 <sub>two</sub>	8 <sub>hex</sub>	1000 <sub>two</sub>	c <sub>hex</sub>	1100 <sub>two</sub>
1 <sub>hex</sub>	0001 <sub>two</sub>	5 <sub>hex</sub>	0101 <sub>two</sub>	9 <sub>hex</sub>	1001 <sub>two</sub>	d <sub>hex</sub>	1101 <sub>two</sub>
2 <sub>hex</sub>	0010 <sub>two</sub>	6 <sub>hex</sub>	0110 <sub>two</sub>	a <sub>hex</sub>	1010 <sub>two</sub>	e <sub>hex</sub>	1110 <sub>two</sub>
3 <sub>hex</sub>	0011 <sub>two</sub>	7 <sub>hex</sub>	0111 <sub>two</sub>	b <sub>hex</sub>	1011 <sub>two</sub>	f <sub>hex</sub>	1111 <sub>two</sub>







Because we frequently deal with different number bases, to avoid confusion, we will subscript decimal numbers with ten, binary numbers with two, and hexadecimal numbers with hex. (If there is no subscript, the default is base 10.) By the way, C and Java use the notation 0xnnnn for hexadecimal numbers.



#### LEGv8 fields

LEGv8 fields are given names to make them easier to discuss:

opcode	Rm	shamt	Rn	Rd
11 hits	5 hits	6 hits	5 bits	5 hits

Here is the meaning of each name of the fields in LEGv8 instructions:

- opcode: Basic operation of the instruction, and this abbreviation is its traditional name.
- Rm: The second register source operand.
- shamt: Shift amount. (COD Section 2.6 (Logical operations) explains shift instructions and this term; it will not be used until then, and hence the field contains zero in this section.)
- Rn: The first register source operand.
- Rd: The register destination operand. It gets the result of the operation.

Opcode: The field that denotes the operation and format of an instruction.

A problem occurs when an instruction needs longer fields than those shown above. For example, the load register instruction must specify two registers and a constant. If the address were to use one of the 5-bit fields in the format above, the largest constant within the load register instruction would be limited to only  $2^5$ -1 or 31. This constant is used to select elements from arrays or data structures, and it often needs to be much larger than 31. This 5-bit field is too small to be useful.

Hence, we have a conflict between the desire to keep all instructions the same length and the desire to have a single instruction format. This conflict leads us to the final hardware design principle:

Design Principle 3: Good design demands good compromises.

The compromise chosen by the LEGv8 designers is to keep all instructions the same length, thereby requiring distinct of instruction formats for different kinds of instructions. For example, the format above is called R-type (for register) or R-format. A second type of instruction format is D-type or D-format and is used by the data transfer instructions (loads and stores). The fields of D-format are

opcode	address	op2	Rn	Rt	
11 bits	9 bits	2 bits	5 bits	5 bits	

The 9-bit address means a load register instruction can load any doubleword within a region of  $\pm 2^8$  or 256 bytes ( $\pm 2^5$  or 32 doublewords) of the address in the base register Rn. We see that more than 32 registers would be difficult in this format, as the Rn and Rt fields would each need another bit, making it harder to fit everything in one word. (The last field of D-type is called Rt instead of Rd because for store instructions, the field indicates a data source and not a data destination.)

Let's look at the load register instruction:

```
LDUR X9, [X22,#64] // Temporary reg X9 gets A[8]
```


Here, 22 (for x22) is placed in the Rn field, 64 is placed in the address field, and 9 (for x9) is placed in the Rt field. Note that in a load register instruction, the Rt field specifies the destination register, which receives the result of the load. A **destination register** is a register that receives the result of an operation.

We also need a format for the immediate instructions ADDI, SUBI, and immediate instructions that we will introduce later. While we could have used the D-format instruction since it has a 9-bit field holding a constant, the ARMv8 architects decided it would be useful to have a larger immediate field for these instructions, even shaving a bit from the opcode field to make a 12-bit immediate. The fields of immediate or I-type format are

opcode	immediate	Rn	Rd
10 bits	12 bits	5 bits	5 bits

Although multiple formats complicate the hardware, we can reduce the complexity by keeping the formats similar. For example, the last two fields of all three formats are the identical size and almost the same names, and the opcode field is the same size of in two of the three formats.

In case you were wondering, the formats are distinguished by the values in the first field: each format is assigned a distinct set of values in the first field (opcode) so that the hardware knows how to treat the rest of the instruction. The following figure shows the numbers used in each field for the LEGv8 instructions covered so far.



For convenience, let's first represent the machine language instructions using decimal numbers. From the previous figure, we can determine the four machine language instructions:

opcode	Rm/address	shamt/op2	Rn	Rd/Rt
1986	240	0	10	9
1112	9	0	21	9
580	1		9	9
1984	240	0	10	9

The LDUR instruction is identified by 1986 (see COD Figure 2.5) in the first field (opcode). The base register 10 is specified in the fourth field (Rn), and the destination register 9 is specified in the last field (Rt). The offset to select A[30] (240 = 30 × 8) is found in the second field (address).

The ADD instruction that follows is specified with 1112 in the first field (opcode). The three register operands (9, 21, and 9) are found in the second, fourth, and fifth fields, with 0 in the third field (shamt).

The following ADDI instruction is specified with 580 in the first field (opcode), the immediate value 1 in the second, and the register operands (9 in both cases) in the last two fields.

The STUR instruction is identified with 1984 in the first field. The rest of this final instruction is identical to the LDUR instruction

Since 240<sub>ten</sub> = 0 1111 0000<sub>two</sub>, the binary equivalent to the decimal form is:

111110000 <u>1</u> 0	011110000	00	01010	01001
10001011000	01001	000000	10101	01001
1001000100	000000000	001	01001	01001
111110000 <u>0</u> 0	011110000	00	01010	01001

Note the similarity of the binary representations of the first and last instructions. The only difference is in the tenth bit from the left, which is highlighted here.

#### Elaboration

ARMv8 assembly language programmers aren't forced to use ADDI when working with constants. The programmer simply writes ADD, and the assembler generates the proper opcode and the proper instruction format depending on whether the operands are all registers (R-format) or if one is a constant (I-format). We use the explicit names in LEGv8 for the different opcodes and formats as we think it is less confusing when introducing assembly language versus machine language.

#### Elaboration

Note that unlike MIPS, the LEGv8 immediate field in I-format is zero-extended. Thus, LEGv8 includes both ADDI and SUBI instructions, while MIPS has just ADDI and both positive and negative immediates.

PARTICIPATION ACTIVITY

2.6.8: LEGv8 machine language example.

Given these LEGv8 machine instructions, indicate what each value represents.

10 (in row 1) 240 (in row 1) 1986 (in row 1) 1 (in row 3)

21 (in row 2)

Opcode for a load register instruction.

X10, containing a base address.

An offset

X21

Immediate value

Reset

PARTICIPATION ACTIVITY

2.6.9: Translating LEGv8 instructions to machine language.

Translate ADDI X7, X4, 5 to the corresponding LEGv8 machine language code. The fields of an I-format instruction are provided below:

opcode	immediate	Rn	Rd
10 bits	12 bits	5 bits	5 bits

1) What 10-bit value is stored in the opcode field?

Check

2) What 5-bit value is stored in Rn field?	_
Check Show answer	
3) What 5-bit value is stored in Rd field?	_
Check Show answer	
4) What 12-bit value is stored in the immediate field?	_
Check Show answer	
Hardware/Software Interface	
The desire to keep all instructions the same size conflicts with the desire to have as many registers as possible. Any increase in the number of registers uses up at least one more bit i every register field of the instruction format. Given these constraints and the design principle that smaller is faster, most instruction sets today have 16 or 32 general-purpose registers.	

The following figure summarizes the portions of LEGv8 machine language described in this section. As we shall see in COD Chapter 4 (The Processor), the similarity of the binary representations of related instructions simplifies hardware design. These similarities are another example of regularity in the LEGv8 architecture.

# Figure 2.6.2: LEGv8 architecture revealed thus far (COD Figure 2.6).

The three LEGv8 instruction formats so far are R, I and D. The last 10 bits contain a Rn field, giving one of the sources; and the Rd or Rt field, which specifies the destination register, except for store register, where it specifies the value to be stored. R-format divides the rest into an 11-bit opcode; a 5-bit Rm field, specifying the other source operand; and a 6-bit shamt field, which COD Section 2.6 explains. I-format combines 12 bits into a single shamt field, which requires shrinking the opcode field to 10 bits. The D-format uses a full 11-bit opcode like the R-format, plus a 9-bit shamt field, and a 2-bit shamt field. The op2 field is logically an extension of the opcode field.

#### LEGv8 1112 ADD X1, X2, X3 SUB 1624 0 SUB X1, X2, X3 ADDI X1, X2, #100 ADDI 580 100 1 SUBI 836 100 SUBI X1, X2, #100 LDUR X1, [X2, #100] STUR X1, [X2, #100] LDUR 1986 100 1984 100 5 bits 5 or 4 bits 2 bits 5 bits 5 bits Field size 11 or 10 bits All ARM instructions are 32 bits long R-format Arithmetic instruction format opcode shamt Rn Rd opcode Rn D-format address op2 Rn Data transfer format

PARTICIPATION ACTIVITY	2.6.10: LEGv8 machine language.	_
Opcode 198 instruction.	36 indicates a	-
O load i	register	
O store	register	
2) Opcode instruction. O 1980 O 1984		-
<ul><li>3) Opcode 162 instruction.</li><li>O ADD</li><li>O SUB</li></ul>	24 indicates a(n)	-
4) ADDI's opco	ode is	-

# The Big Picture

Today's computers are built on two key principles:

1. Instructions are represented as numbers.


2. Programs are stored in memory to be read or written, just like data.

These principles lead to the stored-program concept; its invention let the computing genie out of its bottle. The following figure shows the power of the concept; corresponding compiled machine code, the text that the compiled program is using,

ready-made software provided they are compatible with an existing instruction set. Such "binary compatibility" often leads industry to align around a small number of

# Figure 2.6.3: The stored-program concept (COD Figure 2.7).

Stored programs allow a computer that performs accounting to become, in the blink of an eye, a computer that helps an author write a book. The switch happens simply by loading memory with programs and data and then telling the computer to begin executing at a given location in memory. Treating instructions in the same way as data greatly simplifies both the memory hardware and the software of computer systems. Specifically, the memory technology needed for data can also be used for programs, and programs like compilers, for instance, can translate code written in a notation far more convenient for humans into code that the computer can understand.



PARTICIPATION 2.6.11: Stored-program concept. ACTIVITY 1) The stored-program concept means: O Programs are stored in memory along with data. O A computer supports a store instruction. O Programs are stored on external disks.

2.6.12: Check yourself: LEGv8 instructions.

1) Which LEGv8 instruction does the following represent? O SUB X9, X10, X11 O ADD X11, X9, X10 O SUB X11, X10, X9 O SUB X11, X9, X10

## Elaboration

ACTIVITY

You might be asking yourself why the LEGv8 opcode field is so big given the modest number of instructions in COD Figure 2.1? The main reason is that the full ARMv8 instruction set is very large; depending how you count, it is on the order of 1000 instructions. We'll survey the full ARMv8 instruction set in some of the last sections of this chapter and COD Chapters 3 (Arithmetic for computers) and 5 (Large and fast...).