

4/5/23


Assignment - 8

Q1 Design and explain datapath for conditional jump instruction.

Soln

The datapath for conditional jump is read two registers and their condition. The program counter may take new address if condition is true. To calculate the jump address, if the condition is satisfied then jump address taken and if the condition is not satisfied then sequential instruction taken. Hence a multiplexer is there to select the conditional jump address.


The datapath for conditional jump instruction is -



Q2. Design and explain the datapath for R-type and I-type instruction together.

Soln In this instruction, the 16 bit data of the instruction is sign-extended and shift left by 2 and fed to a adder along with the result of address of sequential instruction, to calculate the jump address. If the condition is satisfied then jump address taken and if the condition is not satisfied then sequential instruction taken. Hence, a multiplexer is there to select the conditional jump address or sequential instruction address.

The design of the datapath for R-type of instruction and I-type instruction is given below-



Q3 Problems in this exercise assume that logic blocks needed to implement a processor's datapath have the following latencies:

I-mem	Add	Mux	ALU	Regs	D-Mem	Sign-Extend	Shift-left-2
200Ps	70Ps	20Ps	90Ps	90Ps	250Ps	15Ps	10Ps

- i) If the only thing we need to do in a processor is fetch consecutive instructions, what would the cycle time be?
- ii) What would the cycle time for conditional PC-relative branches?
- iii) What would the cycle time for R-type instruction, lw instruction, sw instruction?

Solⁿ

$$\begin{aligned}
 \text{i) Cycle time} &= \text{I-mem} + \text{Add} \\
 &= 200 + 70 = 290 \text{ Ps } \underline{\underline{\text{Ans}}}
 \end{aligned}$$

$$\begin{aligned}
 \text{ii) Cycle time} &= \text{I-mem} + \text{Add} + \text{Add} + \text{Mux} + \text{Sign-Extend} \\
 &\quad + \text{Shift-left 2} + \text{Regs} + \text{ALU} \\
 &= 200 \text{ Ps} + 70 \text{ Ps} + 70 \text{ Ps} + 20 \text{ Ps} + 15 \text{ Ps} + 10 \text{ Ps} + 90 \text{ Ps} + 90 \text{ Ps} \\
 &= 565 \text{ Ps } \underline{\underline{\text{Ans}}}
 \end{aligned}$$

iii) Cycle time for R-type instruction

$$\begin{aligned}
 &= \text{I-mem} + \text{Add} + \text{ALU} + \text{Regs} + \\
 &= 200 \text{ Ps} + 70 \text{ Ps} + 90 \text{ Ps} + 90 \text{ Ps} \\
 &= 450 \text{ Ps}
 \end{aligned}$$

Cycle time for lw instruction

$$\begin{aligned}
 &= \text{I-mem} + \text{Add} + \text{ALU} + \text{Regs} + \text{Sign-Extend} \\
 &= 200 \text{ Ps} + 70 \text{ Ps} + 90 \text{ Ps} + 90 \text{ Ps} + 15 \text{ Ps} \\
 &= 465 \text{ Ps}
 \end{aligned}$$

Cycle time for sw instruction

$$\begin{aligned}
 &= \text{I-mem} + \text{Add} + \text{ALU} + \text{Regs} + \text{Sign-Extend} \\
 &= 465 \text{ Ps} \text{ (Same as lw instruction)}
 \end{aligned}$$

Q4. For the problems in this exercise, assume that there are no pipeline stalls and that the breakdown of executed instructions is as follows:

add	addi	not	beq	lw	sw
20%	20%	0%	25%	25%	10%

- i) In what fraction of all cycles is the data memory used?
- ii) In what fraction of all cycles is the input of the sign-extend circuit needed? What is this circuit doing in cycles in which its input is not needed?

Soln

i) Data memory is used to lw and sw

So fraction to which data memory used

$$= lw + sw$$

$$= 25 + 10$$

$$= 35\%$$

$$= 0.35 \underline{\text{Ans}}$$

ii) Sign extension is need for addi, beq, lw, sw

$$= addi + beq + lw + sw$$

$$= 20\% + 25\% + 25\% + 10\%$$

$$= 80\%$$

$$= \cancel{0.8} 0.8 \underline{\text{Ans}}$$

The Sign extension block is not connected to logic. Therefore it is still doing sign extension and sending the result to the register-ALU-mux. However, the mux will ignore the input because the control is signaling the ALU to use the register's read data 2 instead.

Q5) What is Control Signal design. Explain different control signal and their job.

5.1) Once the datapath is ready, the flow of data and the operation and the data is controlled by a set of signals and these signal creation must be design and design of the signal to control the datapath is called control signal design. The opcode field of instruction and the function field and shift amount from R-type of instruction are used to design the control signal.

The different control signal used in the datapath are given below in the table -

Signal name	Effect when deasserted	Effect when asserted
i) RegDst	→ The register destination no. for the write register comes from the rt field.	→ The register destination no. for the write register comes from the rd field.
ii) RegWrite	→ None	→ The register on the write register i/p is written with the value on the write data i/p.
iii) ALUSrc	→ The second ALU operand comes from the second register file output.	→ The second ALU operand is the sign-extended, lower 16 bits of the instruction.
iv) PCSrc	→ The PC is replaced by the output of the adder that computes the value of $PC+4$.	→ The PC is replaced by the output of the adder that computes the branch targets.

Signal name	Effect when deasserted	Effect when asserted
v> MemRead	None	Data memory contents designated by the address i/p are put on the read data o/p.
vi> MemWrite	None	Data memory contents designated by the address i/p are replaced by the value on the write data input (i/p).
vii> MemToReg	The value fed to the register write data i/p comes from the ALU.	The value fed to the register write data i/p comes from the data memory.