
regulation of the law

Aug. Perfyn with explanation the datapath of Iw Indirection.


And For Joach work instruction (eg. Iw \$30,40 (\$5), there is 100

for load work instruction (eg. Iw \$30,40 (18)), there is too address for the stegister ord onether inequesenting costile stegister. These two addresses, are given to the stegister file and one 32-bit data is need from the stegister file and fed to ALV. The stemaining It bit data which is confirmed in the instruction is extended to 32-bit data and fed to the ALV for calculation of address in the data momenty, It is given back to the neglister



## 62. Design with explanation the datapath of sw instruction

Let us consider the datapath design for storie word instruction leg: sw \$80,40(\$81). Here, address of two negisters is given one address orepresenting the data to be seaso from the negister file and this data will be written in the data memory, other negister address along with the 16-bit no, which is extended to 32-bit no. are added together to provide the address of the class memory where the data is to be stored.



SS. Design with explanation the datapath of load store influencions.

As.


To design the datapath for handling the data both doad and store instruction, the data path of Load and store instruction will be menged to handle both of them. The only difference b/w these two individual data path is the two sw data path, the two negisters his address one for read whereas in two data path one of them is for write negister. Hence the two negister address is for write negister. Hence the two negister address is for write negister. Hence the two negister address is for write negister. So, that one is selected for the nigid

Read Read Read Registed to the instruction type.

Read Read Read Registed to the instruction type.

Read Read Read Read Registed to the instruction type.

- 84. Design with explanation the clatapath for memory instructions and R-type instruction.
- Ansl. Here, The PC provides the address of the R-type instruction which is fetched from the instructions memory which is a 32-bit instruction and the instruction is decoded and the different field of the instruction is extended. Here the instruction is divided into six part according to the R-type instructions.



The datapath for memory instruction involves several components that work together to retorieve data for memory and write it to a negister.

- -> Instruction fetch.
- -> Decode
- -> Calculate the memory address
- -> Register write.
- -> Memory access.