
Assignment - 8 Design and explain datapath for Conditional The databath for Conditional jump; in read conditional jump two registers are read depending on their condition the program counter may take new address the fordition is true. To calculate the jump address; if the Condition is satisfied then jump address taken and it the is not satisfied then sequential instruction taken. Hence a multiplexer is there select the Conditional jump address. The datapath pos Londitional jump instruction is Read register 1 Read address Read register 2 Read data 1 Write Register Registers

505



Desplement in this exercise assume that logic blocks needed to implement a processor's databath have the following latencies:

-	14 14		1	Pons	D-Mon	Sign-Extend	10B
I-mem	Add	MUX	ALU	ACA	2508	15B	10B
200Ps	708	20Ps	90Ps	9015	25013	Jaily, survey	a la .

i) of the only thing we need to do in a processed is fetch consecutive instructions, what would the loyce time be?

ii) what would the lyde time for londitional pc-relative branches?

ini) what would the Gale time for R-type instruction, lw instruction?

i) Cycle time = I-mem + Add = 200+70 = 290 PS Am

ii) Cycle time = I-mem + Add + Add + Mux + Sign-Extend + Shift-left 2 + Regs + ALU

> = 200Ps + 70Ps + 70Ps + 20Ps + 15 Ps + 10Ps+ 90Ps + 90Ps

= 565 Ps An

iii7 Gycle

Gyd

C

04.)

i

iii

1117 Gycle time fox R-type instruction = I-mem + Add+ ALV+ Rege+ = 200 PS+ 70PS+ 90PS + 90PS = 450Ps

Cycle time for Lw instruction = I-mem + Add + ALU + Regs + Sign-Extend = 200Ps + 70Ps + 90Ps + 90Ps + 15 Ps = 465 Ps

Cycle time fox Sw instruction = I-men + Add + AW + Regs + Sign-Extend = 465 PS (Same as Iw instruction)

Q4.) for the problems in this exercise, assume that there are no pipeline stalls and that the breakdown of executed instructions is as follows:

add addi not beg lw 500	
add add 1	-
1 12000 125%	10/0
20% 20% 0% 25% 125	100

1) In what fraction all Gycles is the data memory

ii) In what praction of all cycles is the input of the sign-extend associat needed? what is this Circuit doing in Cycles in which its input is not needed ?

50m Data memory is used to low and SW

To Data memory is used which data memory used

So praction to which data memory used

= lw + SW

= 25 + 10

= 35 %

= 0.35 Am

need box addi, beq, lw,

i) Sign extension is need for addi, beg, lw, Sw = addi+beg+lw+Sw = 20-1. + 25-1. + 10-1.

= 80%.

= 0.8 Am

The sign extension block is not connected to logic. Therefore it is still doing sign extension and sending the pesult to the negister-ALU-Mux-However, the mux will ignose the import because the control is signaling the ALU to use the register's head data 2 instead.

(05) What is Konthol Dignal design. Explain different Control Dignal and their job.

data cont sign of is field wed The and

i) Reg D

ii) Reg

iii) A

in Pi

Some the datapath is seady the flow of data and the objection and the data is controlled by a bet of signals and these bignal bignal beating must be design and design of the signal to control the datapath of the signal to control the object and field of instruction and the function field and bight amount from R-type of instruction are shift amount from R-type of instruction are wed to design the Northol Signal. The different bontsol signal used in the datapoth are given below in the table -Signal Effect when Eff Effect when Effect when assented deassented -> The register destination -> The register destination register comes from register comes from the no for the write ir Reg DSt the 1th field. -> The register on the work register if is 11) Reg Write -> None Worth the Value on the Waite data The Second ALU openand > The Decord ALU -> is the sign-extended, lower 16 bits of the operand comes from iliy ALUSEC the second register instruction. > The PC is replaced > The PC is replaced file output. by the output of the adder that computes by the output of the IN PCSEC the bosanch tanget adden that computes the Value of PC+4.

