19/4/23

## Assignment - 6

Q1) Write short notes on MIPS register file. Soll In MIPS the horister file lantains 32 registers each howing Size 32 bits. -> The block diagram of a register file is Register 5 Read Register 1

Yournbers 5 Read Register 2


South Register Registers

White Registers Registers Read data Data { \_\_\_witedata > In MIPS the register file have 5 i/p post, 4 i/p post representing for Control Dignal input.

1 i/p post representing for Control Dignal input. In 4 data inputs 3 representing for the address of register and one representing the data to be written in the register file.

Since MIPS has 32 registers, the address inputs are 5 bit each. The Dize of the Write data post is 32 bit each.


The lordsol i/p post is a 1 bit post which
Ills when the register will be writen.
There are two output posts, each of 32 bits for the register.
kile.
02.) Write short notes on instruction memory and data memory.
That one i/p post where instructions one stored.  It is a memory where instructions one stored.  It has one i/p post having Size 32 bits, it  the address post which takes the address is an address post which It contains 10/p  is an address be executed. It contains the
boxts having Size 32 bits and it poorted posts having Size 32 bits and it poorted posts bit instructions as per the 32 bit instructions address.
Data memosy:  The is a data both element to which stoses the instruction data post the access by the ALU for the instruction execution.
data for the access in
The data memosy and the unit, but some office.
anchitecture. They may be depoint of 5 hours.  The figure for the data memory is 5 hours below-




It has 4 i/p posts, one representing the address i/p which is 5 bit, two representing control. Control i/p one bit each, one for sead control, another is for white Control. I i/p post for 32 bit that text the data to be white. The data memory has also 1 o/p post whire. The data memory has also 1 o/p post having fize 32 bit representing the data to be read from the data memory.

Q3) Discuss the databath design showing the boogram counter fetching the instruction sequentially.

501 The diagram for the databath where PC getches
the instructions bequentially is shown below.





Instruction bit 21 to 25 and 16 to 20 sepsesent the address of the two source segister file and instruction bit 11 to 15 represents the distination address of the register in the negister file.

giving the data are sead from these registers and data 2 respectively and fed to the ALU por the ALU operation. The 32 bit
ALU Yeart is fed that to the register file at
the Write data port. 25) What is datapath and Control path? Why both designs are separate? Explain. Solf A databath is a collection of functional units (ALU) units such as anithmetic logic units (ALU) or multipliers that perform data processing operations, nearther, and bushes. -> Control path is the physical entity in a processor which: betches instructions, betches operands, decodes which instructions, behavior executed in the executed executed. The main reason for separating the databath and certific path is to improve the modularity and flexibility of the system.

and flexibility of the system.

Separating the databath and certific path also implementation of pipelining allows for easier implementation of pipelining allows for performance - enhancing techniques. Separating the datapath and Control path in Separating the datapath and Control path in benjowns modularity, flexibility and benjownsmere making it easier to design and optimize Romblex bystems.