

EXPERIMENT - 8**AIM:**

To analyse the circuit and truth table of 4-bit SIPO (serial input parallel output) shift register by using IC 7474 (D flip flop).

THEORY:Introduction

In Serial In Parallel Out (SIPO) shift registers, the data is stored into the register serially while it is retrieved from it in parallel-fashion. Figure 1 shows an n -bit synchronous SIPO shift register sensitive to positive edge of the clock pulse. Here the data word which is to be stored (Data in) is fed serially at the input of the first flip-flop (D_1 of FF_1). It is also seen that the inputs of all other flip-flops (except the first flip-flop FF_1) are driven by the outputs of the preceding ones like the input of FF_2 is driven by the output of FF_1 . In this kind of shift register, the data stored within the register is obtained as a parallel-output data word (Data out) at the individual output pins of the flip-flops (Q_1 to Q_n).




Figure 1 n -bit Serial-In Parallel-Out Right-Shift Shift Register

In general, the register contents are cleared by applying high on the clear pins of all the flip-flops at the initial stage. After this, the first bit, B_1 of the input data word is fed at the D_1 pin of FF_1 . This bit (B_1) will enter into FF_1 , get stored and thereby appears at its output Q_1 on the appearance of first leading edge of the clock. Further at the second clock pulse, the bit B_1 right-shifts and gets stored into FF_2 while appearing at its output pin Q_2 while a new bit, B_2 enters into FF_1 . Similarly at each clock pulse the data within the register moves towards right by a single bit while a new bit of the input word enters into the register. Meanwhile one can extract the bits stored within the register in parallel-fashion at the individual flip-flop outputs.

Analyzing on the same grounds, one can note that the n -bit input data word is obtained as an n -bit output data word from the shift register at the rising edge of the n th clock pulse. This

working of the shift-register can be summarized as in Table I and the corresponding waveforms are given by figure 2.

Table I Data Movement in Right-Shift SIPO Shift Register

Clock Cycle	Data in	Q_1	Q_2	...	Q_n
1	B_1	B_1	0	...	0
2	B_2	B_2	B_1	...	0
3	B_3	B_3	B_2	...	0
4	B_4	B_4	B_3	...	0
5	B_5	B_5	B_4	...	0
6	B_6	B_6	B_5	...	0
.
.
.
n	B_n	B_n	B_{n-1}	...	B_1

Output of SIPO (right-shift) Shift Register




Figure 2 Output Waveform of n -bit Right-Shift SIPO Shift Register

In the right-shift SIPO shift-register, data bits shift from left to right for each clock pulse. However if the data bits are made to shift from right to left in the same design, one gets a left-shift SIPO shift-register as shown by figure 3. Nevertheless the basic working principle remains the same except the fact that now B_n down to B_1 is stored in Q_n down to Q_1 i.e. $Q_1 = B_1$, $Q_2 = B_2 \dots Q_n = B_n$ at the n th clock pulse.




Figure 3 n -bit Serial-In Parallel-Out Left-Shift Shift Register

PRETEST:

Virtual Labs

de-iitr.vlabs.ac.in/exp/4bit-sipo-shift-register/pretest.html

Virtual Labs
An MoU: Govt of India Initiative

★★★★☆ Rate Me Report a Bug

Aim

Theory

Pretest

Procedure

Simulation

Posttest

References

Feedback

Design and Verify the 4-Bit Serial In - Parallel Out Shift Registers.

A register that can be used to provide data movements _____

☐ a: Parallel Register

☐ b: Simple Register

☐ c: Serial Register

☒ d: Shift Register

A n -bit register has a group of _____ flip-flops and some logic gates.

☒ a: n


☐ b: p

☐ c: 10




☐ d: 01

Shifting a register content to left by one position is equivalent to _____


☐ a: division by 2



PROCEDURE:

- Step-1) Connect the supply(+5V)  to the circuit.
- Step-2) Keep the Reset and Preset as active-high signals .
- Step-3) Apply the data at data input .
- Step-4) Press clock pulse and observe this data at LED Q₃.
- Step-5) Then press "ADD" button to add data in the given truth table.
- Step-6) Apply the next data at data input.
- Step-7) Press clock pulse and observe that the data at LED Q₃ will shift to LED Q₂ and the new data applied will appear at Q₃.
- Step-8) Repeat steps 3 to 5 till all the 4 bits appear at the output of shift register.
- Step-9) Press the "Print" button after completing your simulation to get your results.

SIMULATION:



Parallel Output

Q₃ Q₂ Q₁ Q₀

Add Print

TRUTH TABLE

Serial No.	Clock	Data Input	Q ₃	Q ₂	Q ₁	Q ₀
1	0	0	0	0	0	0
2	1	1	1	0	0	0
3	2	1	1	1	0	0
4	3	1	1	1	1	0
5	4	1	1	1	1	1

POSTEST:

Virtual Labs
An MoE Govt of India Initiative

★★★★★

Rate Me Report a Bug

Posttest

Based on how binary information is entered or shifted out, shift registers are classified into _____ categories.

- ☐ a: 2
- ☐ b: 3
- ☒ c: 4
- ☐ d: 5

How can parallel data be taken out of a shift register simultaneously?

- ☐ a: Use the Q output of the first FF
- ☐ b: Use the Q output of the last FF
- ☐ c: Tie all of the Q outputs together
- ☒ d: Use the Q output of each FF

The group of bits 11001 is serially shifted (right-most bit first) into a 5-bit parallel output shift register with an initial state 01110. After three clock pulses, the register contains _____

- ☐ a: 01110
- ☐ b: 00001

Virtual Labs
An MoE Govt of India Initiative

★★★★★

Rate Me Report a Bug

The group of bits 11001 is serially shifted (right-most bit first) into a 5-bit parallel output shift register with an initial state 01110. After three clock pulses, the register contains _____

- ☐ a: 01110
- ☐ b: 00001
- ☐ c: 00101
- ☒ d: 00101

The full form of SIPO is _____

- ☒ a: Serial-in Parallel-out
- ☐ b: Parallel-in Serial-out
- ☐ c: Serial-in Serial-out
- ☐ d: Serial-In Peripheral-Out

A shift register that will accept a parallel input or a bidirectional serial load and internal shift features is called as?

- ☐ a: Tristate
- ☐ b: End around
- ☒ c: Universal

CONCLUSION:

The 4-bit SIPO shift register using IC 7474 (D flip-flop) effectively captures serial input data and provides parallel output, demonstrating the versatility of flip-flops in digital circuits. This design highlights the functionality of sequential logic in processing and storing binary information.

REFERENCES:

1. William Gothmann H, Digital Electronics : An Introduction To Theory And Practice , Prentice Hall, 2nd ed. 1982
2. M. Morris Mano, Michael D Ciletti, "Digital Design", Pearson, 4th ed. 2008

3. Thomas L. Floyd, R. P. Jain, "Digital Fundamentals", Pearson, 11th ed. 2017
4. S Salivahanan, S Arivazhagan, "Digital Circuits and Design", Vikas Publishing House Pvt Ltd., 3rd ed. 2009
5. Ronald J. Tocci, Neal S. Widmer, Gregory L. Moss, "Digital Systems", Pearson, 10th ed. 2009
6. Anil K. Maini, "Digital Electronics: Principles, Devices and Applications", Wiley-Blackwell, 2007
7. Shift Register (SISO & SIPO Mode) using D Flip Flop: <https://www.youtube.com/watch?v=OfoXcIymMvI>
8. Shift Register: https://www.electronics-tutorials.ws/sequential/seq_5.html
9. Shift Registers: <https://www.allaboutcircuits.com/textbook/digital/chpt-12/serial-in-parallel-out-shift-register/>