



Course Name: EMBEDDED SYSTEMS I / III

Course Number and Section: 14:332:493:03 / 16:332:579:05

Year: Spring 2024

Lab Report #: 5

Lab Instructor: Milton Diaz

Student Name and RUID: Ruben Alias 207005068

Date Submitted: 04/19/2024


GitHub Link:

<https://github.com/embedded-systems-1-spring-2024-labs/lab-5-Herxity/tree/main>


Purpose/Objective:


The purpose of this lab is to learn to compile multiple large VHDL and Xilinx IP components together into a larger top level design, maintaining proper timing and state management. The exact project was to create a simple microprocessor running GRISC assembly instructions.

Theory of Operation:




Sending HELLO WORLD





Framebuffer Filling up




VGA Displaying




Vivado Schematics, Power Diagrams, and Utilization

Top level


Block Diagram




Elaboration Schematic




Synthesis Schematic




Tables and Graphs



Control
Elaborate




Synthesis Schematic




Graphs and Tables: Implementation Fails due to IO issues


Framebuffer Elaborate



Synthesis




Graphs & Tables




Pixel Pusher


RTL



Synthesis




Graphs and Table




Regs

RTL




Synthesis




Graphs and Tables
Failed to standalone implement.

VGA CTRL
RTL



Synthesis



Graphs and Table

