What is CESCA / CESC?:

CESCA (Competent but Extremely Simple Computer Architecture) is the ISA/ABI used by the 8 bit computer I made, called CESC (Competent but Extremely Simple Computer). The origin of those names is long and boring, but it's enough for you to know they're catalan names.

Features:

REGISTERS:

4 general purpose registers: R0, R1, R2, R3

All of them are connected to the ALU, so it can use any of of them as first or second operand.

Special purpose registers: PC (Program Counter), **SP** (Stack Pointer), **MAR** (Memory Address Register), **IR** (Instruction Register) and an **Output Register** (all are 8 bit).

- Instructions take 2 bytes, but the IR only stores the opcode. The arguments, after being fetched, are stored directly to where they are needed.
- My computer also uses 2 8-bit temporary registers in the ALU that hold the 2 operands.
- The Output Register drives the decimal display. The LCD display has its own controller and its memory, so no extra registers are required.

4 flags (state register):

- Zero (Z): The result of the last ALU operation is 0.
- Carry (C): The last ALU operation caused an unsigned overflow (ADD = Carry, SUB = Borrow).
- Overflow (V): The last ALU operation caused a signed overflow.
- Sign (S): The result of the last ALU operation is negative (bit 7 = 1).

MEMORY:

1 KB (4x256) of addressable memory space: control logic chooses between 4 memory banks and the MAR holds the 8 bit address (for a total of 256 bytes each):

- 256 bytes: Program memory high (opcodes)
- 256 bytes: Program memory low (arguments)
- 256 bytes: Data memory
- 256 bytes: Stack

Note that using banks has the following implications:

- A program cannot modify its own code or create new programs.
- All instructions must take 2 bytes (even if they don't need an argument), since the opcode and the argument have the same address but they aren't mixed in the same bank.
- Fetch cycles are faster, since the PC only has to be fetched once.
- A stack overflow won't corrupt program or data memory.

Bank configurations: The 4 banks can be split between volatile SRAM and an EEPROM:

- Both program memory banks are stored on an EEPROM: this makes entering the program very easy with an EEPROM programmer.
- Data and Stack banks are stored in RAM, since those are the only ones that the program can modify directly.

However, I decided <u>not</u> to do that and instead have all banks in SRAM for the following reasons:

- Even though the programmer needs to be more complex and be integrated inside the memory module, now it can also write to Data memory directly. This allows to enter programs with initialized global variables (some programs wouldn't fit in 256 instructions if they had to initialize their variables in RAM).
- The programmer can be built with an Arduino, so the RAM contents can also be read and sent to a computer, even on runtime. Due to restrictions on my design, this is the only way to manually look at the current contents in memory.

Input/Output:

- 8 bit decimal display: Automatically decodes and outputs an 8 bit number. Very similar to Ben Eater's version but it also includes a hex mode in addition to signed and unsigned modes.
- LCD panel: Displays any sequence of characters. It uses the same microcontroller as the module used in Ben's 6502 series.
- **Keyboard controller**: An Arduino translates key presses from a PS/2 keyboard to an "Input register". Then, this fake resgister can be read by the computer and acknowledged when it's done (the "register" gets cleared and the next input gets loaded).

REFERENCES:

- My design is based on Ben Eater's version of the SAP-1, so it's quite modular and easy to expand.
- The ISA is a mix of MIPS, Ben's instruction set, and some freestyle (questionable at best) choices.
- I also took some inspiration from <u>James Sharman</u>, <u>Circuit Breaker</u> and <u>James Bates</u>.
- I recomend checking out Digital Computer Electronics, by A.P. Malvino and J.A. Brown (Part 2 contains the original SAP architectures and a PDF can be found online easily).
- Some <u>r/beneater</u> posts I found extremely useful:
 - Common issues and troubleshooting:
 - What I Have Learned (a master list of what to do and what not to do)
 - What I learned on building the computer
 - Glitches on EEPROM datalines when their address changes
 - Frustration due to 28c64 EEPROMs
 - Post to help out (lowpass filter) / Bigger image
 - Other interesting posts:
 - Noise issue in monostable mode of Clock module
 - How to Make your Build Clean
 - My EEPROM ALU
 - Printed circuit boards

The links aren't clickable on the GitHub PDF viewer. You will need to download the file first.

Instruction Set Architecture (ISA):

INSTRUCTION FORMATS:

Register: OOOODDAA FFFFXXBB

0000DDAA IIIIIIII ("I" can also be an address "@") Immediate:

Reduced: OOOODDAA XXXXXXXX

0: Opcode **D**: Rd (Destination) or extended opcode

A: Ra (1st operand) **B**: Rb (2nd operand) I: Immediate value

м. ка (ist operand) @: Immediate address **F**: ALU Function X: Don't care

INSTRUCTIONS (Summary):

	Mnemonic	Machine code	Cycles
Arithmetic	[ALU OPERATIONS] Rd, Ra, Rb	0000DDAA FFFFXXE	BB 4
and logic	ADDI Rd, Ra, Imm8	0001DDAA IIIIII	II 4
instructions:	[CMP OPERATIONS] Ra, Rb	001000AA FFFFXXE	3 3
	CMP-SUBI Ra, Imm8	001001AA IIIIIII	II 3
	CMP-ANDI Ra, Imm8	001010AA IIIIII	II 3
	CMP-IN Imm8	001011XX IIIIIII	.I 5
Data	MOVI Rd, Imm8	0011DDXX IIIIII	.I 3
movement:	IN Rd	0100DDXX XXXXXXX	(X 4
	IN-Ack	010100XX XXXXXXX	XX 3
	ST-Addr Ra, Addr8	010101AA @@@@@@@	00 4
	ST-Reg Ra, Rb	010110AA XXXXXXE	BB 5
	PUSH Ra	010111AA XXXXXXX	XX 5
	LD-Addr Rd, Addr8	0110DDXX @@@@@@@	00 4
	LD-Reg Rd, Ra	0111DDAA XXXXXXX	(X 4
	POP Rd	1000DDXX XXXXXXX	(X 4
	SWAP Rd, Ra	1001DDAA XXXXXXX	XX 5
Jump	J Addr8	101000XX @@@@@@@	00 3
instructions:	JR Ra	101001AA XXXXXXX	(X 3
	CALL Addr8	101010XX @@@@@@@	00 6
	RET	101011XX XXXXXXX	(X 4
	JZ Addr8	101100XX @@@@@@@	00 2-3
	JNZ Addr8	101101XX @@@@@@@	00 2-3
	JC Addr8	101110XX @@@@@@@	00 2-3
	JNC Addr8	101111XX @@@@@@@	00 2-3
	JV Addr8	110000XX @@@@@@@	00 2-3
	JNV Addr8	110001XX @@@@@@@	00 2-3
	JN Addr8	110010XX @@@@@@@	00 2-3
	JP Addr8	110011XX @@@@@@@	00 2-3
	JSP Addr8	110100XX @@@@@@@	2-3
	JLEU Addr8	110101XX @@@@@@@	<u>2-3</u>
	JLT Addr8	110110XX @@@@@@@	@ 2-3
	JLE Addr8	110111XX @@@@@@@	2-3
Output and	LCD-Com Imm8	111000XX IIIIII	I 3
misc:	LCD-Imm Imm8	111001XX IIIIII	II 3
	LCD-Reg Ra	111010AA XXXXXXX	(X 3
	LCD-Addr Addr8	111011XX @@@@@@@	00 4
	OUT-Reg Ra	111100AA XXXXXXX	(X 3
	OUT-Addr Addr8	111101XX @@@@@@@	
	HLT	111110XX XXXXXXX	
	NOP	111111XX XXXXXXX	

ALU/CMP Operations:

Funct	Mnemonic	Description / observations
0000	MOV Rd, Ra	Move the contents of Ra into Rd (won't trigger carry or overflow flags).
0001	ADD Rd, Ra, Rb	Adds the contents of Ra and Rb.
0010	SUB Rd, Ra, Rb	Subtracts the contents of Ra and Rb (Ra - Rb).
0011	ADDC Rd, Ra, Rb	Add with Carry: Adds Ra and Rb (plus the carry flag).
0100	SUBB Rd, Ra, Rb	Subtract with Borrow: Subtracts Ra and Rb (minus the carry flag).
0101	AND Rd, Ra, Rb	Performs a bitwise logic AND between Ra and Rb.
0110	OR Rd, Ra, Rb	Performs a bitwise logic OR between Ra and Rb.
0111	NOT Rd, Ra	Performs a bitwise logic NOT to Ra.
1000	XOR Rd, Ra, Rb	Performs a bitwise logic XOR between Ra and Rb.
1001	NAND Rd, Ra, Rb	Performs a bitwise logic NAND between Ra and Rb.
1010	NOR Rd, Ra, Rb	Performs a bitwise logic NOR between Ra and Rb.
1011	XNOR Rd, Ra, Rb	Performs a bitwise logic XNOR between Ra and Rb.
1100	SLL Rd, Ra	Shift Left Logical: Ra gets shfited left 1 position (corresponds to A+A).
1101	SRL Rd, Ra	Shift Right Logical: Ra gets shfited right 1 position (and filled with a 0).
1110	SRA Rd, Ra	Shift Right Arithmetic: Ra gets shfited right (and the sign is extended).
1111	ROL Rd, Ra	Rotate Left: Performs a circular shift (SLL and add the carry to the end).

REMARKS:

- After a subtraction, the Carry flag indicates the borrow (it's only active on an unsigned overflow).
- The state of the oVerflow flag is undefined for all operations except ADD, SUB, ADDC and SUBB.
- After a shift / rotation, the carry flag is set when an unsigned overflow occurs on SLL / ROL, and it's never set in SRL / SRA. Zero and Sign flags continue to work as expected, and the oVerflow flag is undefined.
- The prefix "CMP-" in front of any of those mnemonics indicates it's a CMP instruction.
- The mnemonic "CMP" (without any ALU function) must be interpreted by the assembler as "CMP-SUB", since comparing integers is the most common use case of this instruction. See the Macros in page 11.
- The immediate instructions ADDI, ANDI, CMP-SUBI and CMP-ANDI work the same way as their non-immediate counterparts, but instead of Rb an immediate value is used.
- The operations MOV, NOT, SRL, SRA and ROL ignore the value stored in Rb.

INSTRUCTIONS (Detailed):

ALU Operations:

Performs the ALU operation indicated by the 4 Funct bits, using the contents of Ra and Rb as operands. The result of the operation is stored in Rd and the flags \bigcap are updated accordingly. See table above for ALU operations, mnemonics and descriptions.

ADD Immediate:

ADDI Rd, Ra, Imm8 0001DDAA I	IIIIII Rd = Ra + Imm8 🏳
------------------------------	-------------------------

Adds an immediate value to Ra and stores the result in Rd. The flags \cap are updated accordingly. WARNING: You can use ADDI with 2s compliment immediates in order to subtract, but then the result on the Carry flag will be <u>inverted!</u> The reason is that since this instruction performs an ADD, the Carry flag will contain the carry instead of the borrow.

Compare Operations:

CMP-[ALU_OP] Ra, Rb	001000AA FFFFXXBB	ALU(Ra, Rb) 戸
---------------------	-------------------	---------------

This instruction is identical to an ALU operation (it can perform the same Funct operations), but it doesn't write the results to any register (therefore Rd insn't needed). This is useful for setting the flags without messing up the stored contents. CMP-SUB is used to compare 2 integers and CMP-AND allows using masks. See table above for ALU operations, mnemonics and descriptions.

Compare-SUB Immediate:

CMP-SUBI Ra, Imm8	001001AA IIIIIII	Ra - Imm8 戸
-------------------	------------------	-------------

Subtracts an immediate value to Ra without storing the result anywhere. The flags \Box are updated accordingly.

Compare-AND Immediate:

CMP-ANDI Ra, Imm8	001010AA IIIIIII	Ra & Imm8 戸
-------------------	------------------	-------------

Performs a bitwise logic AND between Ra and an immediate value without storing the result anywhere. The flags \bigcap are updated accordingly.

Compare Input (ANDI):

CMP-IN Imm8	001011XX IIIIIIII	IN_Reg & Imm8 □
-------------	-------------------	-----------------

Performs a CMP-ANDI between the Input register and an immediate value. This is useful for quickly testing or polling the inputs without having to write to a register. <u>See this document to learn how to interpret the Input register</u> (**Documentation / CESCA Keyboard interface.pdf** on Github).

Move Immediate:

MOVI Rd, Imm8 0011DDXX IIIIIIII Rd = Imm8	MOVI Rd, Imm8	0011DDXX IIIIIII	Rd = Imm8
---	---------------	------------------	-----------

Moves an immediate value into Rd.

Input:

IN Rd	0100DDXX XXXXXXXX	Rd = IN_Reg
-------	-------------------	-------------

Copies the contents of the Input register to Rd. <u>See this document to learn how to interpret the Input register</u> (**Documentation / CESCA Keyboard interface.pdf** on Github).

Input Acknowledge:

IN-Ack	010100XX XXXXXXXX	IN_Reg ← Ack
--------	-------------------	--------------

Sends the *Ack* signal to the Input controller, indicating that the computer has finished processing the current input. The contents of the Input register get set to 0x00 and the next input gets processed.

Store to Address:

ST-Addr Ra, Addr8	010101AA @@@@@@@@	RAM[Addr8] = Ra
-------------------	-------------------	-----------------

Stores the contents of Ra to memory, using an immediate address.

Store to address in Register:

ST-Reg Ra, Rb	
---------------	--

Stores the contents of Ra to memory, using the address stored in Rb.

Push to the stack:

PUSH Ra	010111AA XXXXXXXX	Stack ← Ra	
---------	-------------------	------------	--

Pushes the contents of Ra to the stack. The stack pointer starts at 0xFF and grows upwards. The starting position and direction are arbitrary (it can start at any position and grow in any direction) since the stack has its own memory bank, but those choices mimic the stack of real processor architectures, as well as a physical stack.

Load from Address:

LD-Addr Rd, Addr8	0110DDXX @@@@@@@@	Rd = RAM[Addr8]	
-------------------	-------------------	-----------------	--

Loads into Rd the memory contents from an immediate address.

Load from address in Register:

LD-Reg Rd, Ra	0111DDAA XXXXXXXX	Rd = RAM[Ra]
---------------	-------------------	--------------

Loads into Rd the memory contents from the address stored in Ra.

Pop from the stack:

POP Rd	1000DDXX XXXXXXXX	Rd ← Stack
FOF RU	TOOODDAA AAAAAAA	Ru - Stack

Pops the top of the stack and stores it in Rd. This should only be done if PUSH has been used before.

Swap top of the stack:

SWAP Rd, Ra	1001DDAA XXXXXXXX	Rd ← Stack ← Ra
-------------	-------------------	-----------------

Performs a PUSH from Ra and a POP to Rd at the same time (note that the SP is unchanged). If Ra and Rd are the same register, this register gets swapped with the top of the stack (see macros in page 11). This is useful for having access to a fifth "virtual register" stored at the top of the stack, that gets swapped with a real register when it's needed and then swapped back.

WARNING: This does NOT swap the contents of Ra and Rd.

Jump:

J Addr8	101000XX @@@@@@@@	PC = Addr8

Jumps unconditionally to an immediate address.

Jump to Register:

JR Ra	101001AA XXXXXXXX	PC = Ra	
-------	-------------------	---------	--

Jumps unconditionally to the address stored in a register.

Call subroutine:

CALL Addr8	101010XX @@@@@@@@	Stack ← PC+1; PC = Ra
------------	-------------------	-----------------------

Pushes the address of the <u>next</u> instruction to the stack before jumping unconditionally.

Return from subroutine:

RET	101011XX XXXXXXXX	PC ← Stack
-----	-------------------	------------

Pops the top of the stack and jumps unconditionally to that address. Make sure you have used POP as many times as PUSH to ensure the return address is at the top of the stack.

Jump on Zero:

JZ Addr8	101100XX @@@@@@@@	if(Z) PC = Addr8
----------	-------------------	------------------

Jumps to an immediate address if the zero flag is set (the result of the last ALU operation was 0x00). The conditional jump instructions take 3 clock cycles to execute if the jump is performed. Otherwise they only take 2 cycles.

Jump on Not Zero:

JNZ Addr8	101101XX @@@@@@@@	if(!Z) PC = Addr8
-----------	-------------------	-------------------

Jumps to an immediate address if the zero flag is <u>not</u> set (the result of the last ALU operation wasn't 0x00).

Jump on Carry:

JC Addr8	101110XX @@@@@@@@	if(C) PC = Addr8

Jumps to an immediate address if the carry flag is set (the result of the last ALU operation caused an unsigned overflow: carry or borrow).

Jump on Not Carry:

JNC Addr8	101111XX @@@@@@@@	if(!Z) PC = Addr8
-----------	-------------------	-------------------

Jumps to an immediate address if the carry flag is <u>not</u> set (the result of the last ALU operation didn't cause an unsigned overflow).

Jump on oVerflow:

JV Addr8	110000XX @@@@@@@@	if(V) PC = Addr8
----------	-------------------	------------------

Jumps to an immediate address if the overflow flag is set (the result of the last ALU operation caused a signed overflow).

Jump on Not oVerflow:

JNV Addr8	110001XX @@@@@@@@	if(!V) PC = Addr8
-----------	-------------------	-------------------

Jumps to an immediate address if the carry flag is <u>not</u> set (the result of the last ALU operation didn't cause a signed overflow).

Jump on Negative:

JN Addr8 110010XX @@@@@@@@ if(S) PC	- Addr0
JN Addr8 110010XX @@@@@@@ if(S) PC	= Auuro

Jumps to an immediate address if the sign flag is set (the result of the last ALU operation is interpreted as negative in 2s compliment: bit 7 is 0).

Jump on Postitve:

JP Addr8	110011XX @@@@@@@@	if(!S) PC = Addr8
----------	-------------------	-------------------

Jumps to an immediate address if the sign flag is <u>not</u> set (the result of the last ALU operation is interpreted as positive in 2s compliment: bit 7 is 1). Note that 0x00 is considered positive.

Jump on Strictly Postitve:

JSP Addr8	110100XX @@@@@@@@	if(!S & !Z) PC=Addr8
-----------	-------------------	----------------------

Jumps to an immediate address if the sign flag AND the zero flag are <u>not</u> set: the result of the last ALU operation is interpreted as strictly positive (positive and not zero).

Jump on Less or Equal Unsigned:

JLEU Addr8	110101XX @@@@@@@@	if(C Z) PC = Addr8
------------	-------------------	--------------------

Jumps to an immediate address if the zero flag OR the carry flag are set (corresponds to performing JZ followed by JC). If this is used after a "CMP-SUB Ra, Rb" instruction, the jump will be performed only if Ra<=Rb when interpreted as <u>unsigned</u> integers.

Note that a "Jump on Less Than Unsigned" instruction isn't needed since it's the same as using JC. Instead, it's implemented as an assembler macro (see macros in page 11).

Jump on Less Than signed:

JLT Addr8	110110XX @@@@@@@@	$if(V^S)$ PC = Addr8
-----------	-------------------	----------------------

Jumps to an immediate address if the overflow flag XOR the sign flag are set. If this is used after a "CMP-SUB Ra, Rb" instruction, the jump will be performed only if Ra<Rb when interpreted as <u>signed</u> integers.

Jump on Less or Equal signed:

JLE Addr8 110111XX @@	@@@@@@ if((V^S) Z) PC=Addr8
-----------------------	-----------------------------

Jumps to an immediate address if either: the overflow flag XOR the sign flag are set, OR the zero flag is set. If this is used after a "CMP-SUB Ra, Rb" instruction, the jump will be performed only if Ra<=Rb when interpreted as <u>signed</u> integers.

LCD Command:

LCD-Com Imm8	111000XX IIIIIIII	LCD[Command] ← Imm8
--------------	-------------------	---------------------

Sends an immediate command to the LCD module in order to make it work. <u>See this document for available characters and commands</u> (**Documentation / CESCA LCD interface.pdf** on Github).

LCD Immediate character:

LCD-Imm Imm8	111001XX IIIIIIII	LCD[Data] ← Imm8
--------------	-------------------	------------------

Sends an immediate character for the LCD module to display. <u>See this document for available characters and commands</u> (**Documentation / CESCA LCD interface.pdf** on Github).

LCD character from Register:

LCD-Reg Ra	111010AA XXXXXXXX	LCD[Data] ← Ra
------------	-------------------	----------------

Sends a character stored in Ra for the LCD module to display. <u>See this document for available characters and commands</u> (**Documentation / CESCA LCD interface.pdf** on Github).

LCD character from memory Address:

LCD-Addr Addr8	111011XX @@@@@@@@	LCD[Data] ← RAM[Addr8]
----------------	-------------------	------------------------

Sends a character stored in memory (from an immediate address) for the LCD module to display. <u>See this document for available characters and commands</u> (**Documentation / CESCA LCD interface.pdf** on Github).

Output from Register (to decimal display):

OUT-Reg Ra	111100XX @@@@@@@@	OUT_Reg ← Ra
------------	-------------------	--------------

Stores the contents of Ra in the output register. The decimal decoder automatically outputs its contents using a 4-digit 7-segment display.

Output from memory Address (to decimal display):

OUT-Addr Addr8	111101XX @@@@@@@@	OUT_Reg ← RAM[Addr8]
----------------	-------------------	----------------------

Moves the contents stored in memory (from an immediate address) to the output register. The decimal decoder automatically outputs its contents using a 4-digit 7-segment display.

Halt:

HLT	111110XX XXXXXXXX	_
-----	-------------------	---

Halts the CPU clock and the program ends.

No Operation:

NOP 1111111XX XXXXXXXXX -

Does nothing for 7 clock cycles. This instruction can be used safely as a placeholder. Since this architecture isn't pipelined, the only real use for NOP is to slow down programs that need to be run at high speeds (so that humans are able to read the results on the display before they disappear). Therefore, NOP wastes as many clock cycles as possible.

Application Binary Interface (ABI):

My architecture is extremely simple and it's obviously not capable of multitasking or handling an OS, so there is no real need for an ABI. However, since it <u>is</u> capable of an arbitrary depth of subroutine calls, I believe it's useful to have a set of rules all subroutines should follow.

Passing arguments:

- The subroutine can accept up to 2 arguments, which are provided in R0 and R1.
- If more arguments are required, those are stored in a vector in data memory and a pointer is provided as one of the arguments*.

Returning values:

- The subroutine can return 1 value, by leaving it in R0.
- If a subroutine needs to return several values, those can be written to global variables or to a pointer provided as an argument.

Volatile and protected registers:

- R0 and R1 are volatile: Their contents may get wiped by subroutines.
- **R2 and R3 are saved:** Their contents will always be preserved between subroutine calls. The <u>called</u> subroutine is responsible for pushing their values to the stack and then restoring them if it's going to use those registers.
- **The flags are volatile:** The <u>caller</u> is responsible for taking precautions if it needs to use the state of the flags before the subroutine.

Variables in data memory:

- **Global variables** are stored in hardcoded positions in data memory and can be accessed using absolute addresses.
- If a subroutine needs to store its **local variables** in data memory, it's recommended to treat them as global variables and reserve a hardcoded address for them.
- If the latter is not possible, the subroutine should request a **pointer to safe space** as one of its arguments and store it
- s contents from there.

Return address:

- The return address is always at the **top of the stack**.
- This is the default behaviour when using CALL to call the subroutine and RET to return.

^{*} In some cases, if it's strictly necessary for optimizing the speed of a common subroutine, **R2** and/or **R3** may be used for passing arguments. If that's the case, their content doesn't need to be preserved.

Macros:

An assembler should provide at least the following macros in order to perform common actions with a single mnemonic. The mnemonic on the left side gets replaced by the instruction(s) on the right side of the arrow.

Com	pare a	aliases

Compare Ra to Rb:

CMP Ra, Rb \rightarrow CMP-SUB Ra, Rb

Compare Ra to an immediate value:

CMP Ra, Imm8 \rightarrow CMP-SUBI Ra, Imm8

Test register:

TEST Ra \rightarrow CMP-MOV Ra, Imm8

Operation aliases

Increment Ra:

INC Ra ightarrow ADDI Ra, Ra, 1

Decrement Ra:

DEC Ra \rightarrow ADDI Ra, Ra, -1

WARNING: The Carry flag will be inverted! See instruction details for ADD Immediate in page 3.

Shift Left Logical with Carry:

SLLC Rd, Ra \rightarrow ADDC Rd, Ra, Ra

Swap Ra with top of stack:

SWAP Ra ightarrow SWAP Ra, Ra

Input and output

Initialize LCD:

Clear LCD:

LCD-Clr \rightarrow LCD-Com 0x01

Jump if no input:

JNIN addr ightarrow CMP-IN 0xFF JZ addr

Conditional jumps (aliases)

Jump on equal:

JEQ addr ightarrow JZ addr

Jump on not equal:

JNE addr ightarrow JNZ addr

Jump on less than unsigned:

JLTU addr ightarrow JC addr

Conditional jumps (compare and jump)

Those macros aren't needed in the assembler, but some people may find them useful:

Jump on Ra = Rb: JEQ Ra, Rb, <i>addr</i>	\rightarrow	CMP Ra,	Rb	JEQ addr
Jump on Ra = Imm8: JEQ Ra, Imm8, <i>addr</i>	\rightarrow	CMP Ra,	Imm8	JEQ addr
Jump on Ra != Rb: JNE Ra, Rb, <i>addr</i>	\rightarrow	CMP Ra,	Rb	JNE addr
Jump on Ra != Imm8: JNE Ra, Imm8, <i>addr</i>	\rightarrow	CMP Ra,	Imm8	JNE addr
Jump on Ra < Rb unsigned JLTU Ra, Rb, <i>addr</i>	\rightarrow	CMP Ra,	Rb	JLTU addr
Jump on Ra < Imm8 unsigr JLTU Ra, Imm8, <i>addr</i>	ned: →	CMP Ra,	Imm8	JLTU addr
Jump on Ra <= Rb unsigne JLEU Ra, Rb, <i>addr</i>	\rightarrow	CMP Ra,	Rb	JLEU addr
Jump on Ra <= Imm8 unsig JLEU Ra, Imm8, <i>addr</i>	yned: →	CMP Ra,	Imm8	JLEU addr
Jump on Ra > Rb unsigned JGTU Ra, Rb, <i>addr</i>	\rightarrow	CMP Rb,	Ra	JLTU addr
Jump on Ra > Imm8 unsigr JGTU Ra, Imm8, <i>addr</i>		CMP Ra,	Imm8	JLEU (PC+2) J addr
Jump on Ra >= Rb unsigne JGEU Ra, Rb, <i>addr</i>		CMP Ra,	Rb	JNC addr
Jump on Ra >= Imm8 unsig JGEU Ra, Imm8, <i>addr</i>	yned: →	CMP Ra,	Imm8	JNC addr
Jump on Ra < Rb signed: JLT Ra, Rb, <i>addr</i>	\rightarrow	CMP Ra,	Rb	JLT addr
Jump on Ra < Imm8 signed JLT Ra, Imm8, <i>addr</i>	i: →	CMP Ra,	Imm8	JLT addr

```
Jump on Ra <= Rb signed:
                                                         JLE addr
JLE Ra, Rb, addr
                                    CMP Ra, Rb
Jump on Ra <= Imm8 signed:</pre>
JLE Ra, Imm8, addr
                                    CMP Ra, Imm8
                                                         JLE addr
Jump on Ra > Rb signed:
JGT Ra, Rb, addr
                                    CMP Rb, Ra
                                                         JLT addr
Jump on Ra > Imm8 signed:
                                    CMP Ra, Imm8
                                                          JLEU (PC+2)
JGT Ra, Imm8, addr
                                                                         J addr
Jump on Ra >= Rb signed:
JGE Ra, Rb, addr
                                    CMP Rb, Ra
                                                          JLE addr
Jump on Ra >= Imm8 signed:
                                                         JLT (PC+2)
JGE Ra, Imm8, addr
                                    CMP Ra, Imm8
                                                                         J addr
```

Useful subroutines:

- <u>Library of useful math subroutines</u> (Assembly / Examples / MATH.asm on Github).
- Other interesting subroutines (Assembly / Examples / interesting_subroutines.asm on Github).

Limitations:

Managing large workloads:

- 8 bit architecture means that all work with larger (16 bit) numbers needs to be done on slow dword operations. However, there is no real workaround for this on a breadboard computer.
- Only 1kB of memory: maximum capacity of just 256 instructions and 256 bytes of data. This is a big improvement over the original 16 bytes of the SAP-1, but a bigger space would allow for more complex programs. 256 bytes of stack should be more than enough.

Instruction set flexibility:

- No multiplication and division instructions, those must be done on a subroutine.
- No support for interrupts. This method would be more efficient for handling input than the current polling system (and the timing requirements would be less strict), but it's way more complicated.
- Can't shift / rotate more than 1 position at once.
- No indexed addressing (like *LD Rd*, *3(Ra)*, where the address is 3 + Ra). This, combined with direct access to the stack pointer, would allow storing local variables in the stack using *ST Ra*, *offset(Sp)*.