Green sheet ISA Pipeline CPU

	Stall						
	Id			Null			
	Type	Ор	Null	Nuii			
	31:30	29	28:26	25:0			
NOP	00	0	000	000000000000000000000000000000000000000			
END	00	1	000	00000000000000000000000			

	Data register-register							
	ld				Null			
	Type Op I		- 1	RD	RA	RB	Null	
_	31:30	29:27	26	25:22	21:18	17:14	13:0	
ADD	01	000	0	Destino	Operando 1	Operando 2	00000000000000	
SUB	01	001	0	Destino	Operando 1	Operando 2	00000000000000	
AND	01	010	0	Destino	Operando 1	Operando 2	00000000000000	
OR	01	011	0	Destino	Operando 1	Operando 2	00000000000000	
MOV	01	100	0	Destino	0000	Operando 2	0000000000000	
MOD	01	101	0	Destino	Operando 1	Operando 2	00000000000000	
CMP	01	110	0	0000	Operando 1	Operando 2	000000000000000000	
Disponible	01	111	0	Destino	Operando 1	Operando 2	0000000000000	

	Data register-immediate								
	Id			Registers					
	Tipo Op I		RD	RA	Immediate				
	31:30	29:27	26	25:22	21:18	17:0			
ADDI	01	000	1	Destino	Operando 1	Imm = Operando 2			
SUBI	01	001	1	Destino	Operando 1	Imm = Operando 2			
ANDI	01	010	1	Destino	Operando 1	Imm = Operando 2			
ORI	01	011	1	Destino	Operando 1	lmm = Operando 2			
MOV	01	100	1	Destino	0000	Imm = Operando 1			
MOD	01	101	1	Destino	Operando 1	lmm = Operando 2			
CMPI	01	110	1	0000	Operando 1	lmm = Operando 2			
Disponible	01	111	1	Destino	Operando 1	Imm = Operando 2			

		Memoria							
		dressing							
	Type	Op	Null	RD RA Immediate		Immediate			
	31:30	29	28:26	25:22 21:18		17:0			
LDR	10	0	000	RD = MEM[RA + IMM]	RA = Mem dir	Imm = offset			
STR	10	1	000	MEM[RA + Imm] = RD	RA = Mem dir	Imm = offset			

	Control							
	Id			Nivill	Instruction number			
	Type	Ор	Null	Null	Immediate			
	31:30	29	28:26	25:18	17:0			
JMP	11	0	000	0000000	Imm = # salto			
JEQ	11	1	000	0000000	Imm = # salto			