Computation structures

INFO0012



Fall 2020

- Introduction: from computer to atoms
- Representing information
- Digital electronics
- Combinational circuits
- Sequential circuits, states
- Instruction Set Architecture (ISA) for the $oldsymbol{eta}$ machine
- Building the β machine
- Programming the β machine
- The β machine with a bus architecture
- Pipelining the processor
- RISC-V, Arm, and x86-64 ISAs
- Conclusion

Introduction: from computer to atoms Representing information

Digital electronics

Combinational circuits

Sequential circuits, states

Instruction Set Architecture (ISA) for the $oldsymbol{eta}$ machine

Building the eta machine

Programming the eta machine

The β machine with a bus architecture

Pipelining the processor

RISC-V, Arm, and x86-64 ISAs

Conclusion


Building the β machine Components

The β machine, step by step

Components


High level components

memories






register file



► ALU




multiplexers, gates...

Memories

- For pedagogical reasons: distinct memory for instructions and data (Harvard architecture)
- Instruction memory



Data memory




- Address (A) on 32 bits (multiple of 4, 2 lsb are 0)
- Output (D) on 32 bits

- ► Address (Adr) on 32 bits (multiple of 4, 2 lsb are 0)
- Output (RD) on 32 bits
- ► If WR is 1, writing data (WD) at address (Adr) on the next clock trigger (when the clock changes from 0 to 1)

ALU (reminder)


- Arithmetic operations on integers (addition, subtraction, possibly multiplication and division)
- ► Bit-wise logic operations (and, or, xor)
- Shift operations
- ► Arithmetic Logic Unit

A and B arguments
ALUFN specifies the operation



Register file

- \triangleright 2⁵ 1 registers
- Ability to read two registers simultaneously
- Ability to write in one register
- Register 31 is constant 0 (on 32 bits)



Inputs/outputs of the register file

RA1⁵ (in) first register address for reading

RA2⁵ (in) second register address for reading

WA⁵ (in) register address for writing

WD³² (in) data to write in register addressed by WA

 WE^1 (in) enable writing (1) or not (0), at the next clock trigger


RD1³² (out) data in register addressed by RA1

RD2³² (out) data in register addressed by RA2

Register file (2)

Simplified implementation


only registers 0, 1, 2, 3, 4, 29, 30, and 31 are explicitly present




Register file (2)

Simplified implementation

only registers 0, 1, 2, 3, 4, 29, 30, and 31 are explicitly present





Building the $oldsymbol{eta}$ machine

Components

The $oldsymbol{eta}$ machine, step by step


▶ 32 bits program counter PC




- ▶ 32 bits program counter PC
- Gets incremented by 4 at each clock trigger




- ► 32 bits program counter PC
- Gets incremented by 4 at each clock trigger
- PC serves as address for instruction memory




- ▶ 32 bits program counter PC
- Gets incremented by 4 at each clock trigger
- PC serves as address for instruction memory
- Instruction memory provides word (32 bits) at given address




- ▶ 32 bits program counter PC
- Gets incremented by 4 at each clock trigger
- PC serves as address for instruction memory
- Instruction memory provides word (32 bits) at given address
- Instruction is decoded (cut into components)



- ▶ 32 bits program counter PC
- Gets incremented by 4 at each clock trigger
- PC serves as address for instruction memory
- Instruction memory provides word (32 bits) at given address
- Instruction is decoded (cut into components)
- The opcode is the input address of the control logic (ROM)




- 32 bits program counter PC
- Gets incremented by 4 at each clock trigger
- PC serves as address for instruction memory
- Instruction memory provides word (32 bits) at given address
- Instruction is decoded (cut into components)
- The opcode is the input address of the control logic (ROM)
- The control logic will provide signals to enable subcircuits and route information in the CPU



- ▶ PC increases by steps of 4 at each clock trigger (that is, every time the clock goes from 0 to 1)
- ► The least two significant bits of PC are always 0
- PC is used as address for the instruction memory
- ▶ The memory output can be decomposed in register addresses (5 bits): Ra, Rb, Rc
- ▶ If necessary, the constant embedded in the instruction can also be recovered; here it is converted from 16 bits to 32 bits implicitly with signed extension
- ▶ The OPCODE is extracted by taking the 6 most significant bits
- ► The OPCODE is given to the control logic, which takes care of activating certain control signals


ALU instructions (before)

```
\begin{array}{c} \mathtt{ADD}(\mathsf{Ra}_{\mathsf{R}}\mathsf{Rb},\mathsf{Rc})\colon\\ \mathsf{PC}\;\longleftarrow\;\mathsf{PC}\;+\;4\\ \mathsf{Reg}[\mathsf{Rc}]\;\longleftarrow\;\mathsf{Reg}[\mathsf{Ra}]\;+\;\mathsf{Reg}[\mathsf{Rb}] \end{array}
```




```
\begin{array}{l} \texttt{ADD}(\mathsf{Ra},\mathsf{Rb},\mathsf{Rc})\colon\\ \mathsf{PC} \longleftarrow \mathsf{PC} + 4 \\ \mathsf{Reg}[\mathsf{Rc}] \longleftarrow \mathsf{Reg}[\mathsf{Ra}] + \mathsf{Reg}[\mathsf{Rb}] \end{array}
```

▶ Bits 20:16 and 15:11 given as two read addresses to the register file




```
\begin{array}{l} \texttt{ADD}(\mathsf{Ra},\mathsf{Rb},\mathsf{Rc})\colon\\ \mathsf{PC} \longleftarrow \mathsf{PC} + 4 \\ \mathsf{Reg}[\mathsf{Rc}] \longleftarrow \mathsf{Reg}[\mathsf{Ra}] + \mathsf{Reg}[\mathsf{Rb}] \end{array}
```

- ▶ Bits 20:16 and 15:11 given as two read addresses to the register file
- The register file outputs the contents of the registers




```
\begin{array}{c} \texttt{ADD}(\mathsf{Ra},\mathsf{Rb},\mathsf{Rc})\colon\\ \mathsf{PC} \longleftarrow \mathsf{PC} + 4 \\ \mathsf{Reg}[\mathsf{Rc}] \longleftarrow \mathsf{Reg}[\mathsf{Ra}] + \mathsf{Reg}[\mathsf{Rb}] \end{array}
```

- ▶ Bits 20:16 and 15:11 given as two read addresses to the register file
- The register file outputs the contents of the registers
- ► These are given as arguments to the ALU




```
\begin{array}{ll} \mathtt{ADD}(\mathsf{Ra},\mathsf{Rb},\mathsf{Rc}) \colon \\ \mathsf{PC} \longleftarrow \mathsf{PC} + 4 \\ \mathsf{Reg}[\mathsf{Rc}] \longleftarrow \mathsf{Reg}[\mathsf{Ra}] + \mathsf{Reg}[\mathsf{Rb}] \end{array}
```

- Bits 20:16 and 15:11 given as two read addresses to the register file
- ► The register file outputs the contents of the registers
- These are given as arguments to the ALU
- The control logic ensures the ALU computes the right operation




```
\begin{array}{l} \texttt{ADD}(\mathsf{Ra},\mathsf{Rb},\mathsf{Rc})\colon\\ \mathsf{PC} \longleftarrow \mathsf{PC} + 4 \\ \mathsf{Reg}[\mathsf{Rc}] \longleftarrow \mathsf{Reg}[\mathsf{Ra}] + \mathsf{Reg}[\mathsf{Rb}] \end{array}
```

- Bits 20:16 and 15:11 given as two read addresses to the register file
- The register file outputs the contents of the registers
- ► These are given as arguments to the ALU
- The control logic ensures the ALU computes the right operation
- The result is given as data for writing at the next clock trigger



```
\begin{array}{l} \texttt{ADD}(\mathsf{Ra},\mathsf{Rb},\mathsf{Rc})\colon\\ \mathsf{PC} \longleftarrow \mathsf{PC} + 4 \\ \mathsf{Reg}[\mathsf{Rc}] \longleftarrow \mathsf{Reg}[\mathsf{Ra}] + \mathsf{Reg}[\mathsf{Rb}] \end{array}
```

- ▶ Bits 20:16 and 15:11 given as two read addresses to the register file
- The register file outputs the contents of the registers
- These are given as arguments to the ALU
- The control logic ensures the ALU computes the right operation
- ► The result is given as data for writing at the next clock trigger
- ► Bits 25:21 serve as write address for the register file




ALU instructions (after)

```
ADD(Ra,Rb,Rc):

PC \leftarrow PC + 4

Reg[Rc] \leftarrow Reg[Ra] + Reg[Rb]
```

- ▶ Bits 20:16 and 15:11 given as two read addresses to the register file
- The register file outputs the contents of the registers
- ► These are given as arguments to the ALU
- The control logic ensures the ALU computes the right operation
- ► The result is given as data for writing at the next clock trigger
- ► Bits 25:21 serve as write address for the register file
- The control logic notifies the register file to write data




ALU instructions (description)

- ► The instruction specifies three registers, two arguments and the destination, on which the operation works.
- Depending on the OPCODE, the control logic circuit selects the operation that the ALU will do (or rather, the result that should come out of the ALU)


```
ALUFN<sup>4</sup> operation done by the ALU (+, -, *, /, \wedge, \vee, \otimes, =, <, \leq, \ll, \gg, \gg) WERF<sup>1</sup> writing in a register (1)
```

ALU instructions (control logic)






 $\begin{array}{l} \texttt{ADDC}(\mathsf{Ra,literal,Rc})\colon\\ \mathsf{PC} \longleftarrow \mathsf{PC} + 4 \\ \mathsf{Reg}[\mathsf{Rc}] \longleftarrow \mathsf{Reg}[\mathsf{Ra}] + \mathsf{SXT}(\mathsf{literal}) \end{array}$




$\begin{array}{c} \texttt{ADDC}(\mathsf{Ra,literal,Rc}) \colon \\ \mathsf{PC} & \longleftarrow \mathsf{PC} + 4 \\ \mathsf{Reg}[\mathsf{Rc}] & \longleftarrow \mathsf{Reg}[\mathsf{Ra}] + \mathsf{SXT}(\mathsf{literal}) \end{array}$

► Bits 20:16 given as read address to the register file




$\begin{array}{l} \texttt{ADDC}(\mathsf{Ra,literal,Rc})\colon\\ \mathsf{PC} \longleftarrow \mathsf{PC} + 4 \\ \mathsf{Reg}[\mathsf{Rc}] \longleftarrow \mathsf{Reg}[\mathsf{Ra}] + \mathsf{SXT}(\mathsf{literal}) \end{array}$

- ► Bits 20:16 given as read address to the register file
- ► The register file outputs the contents of the registers




```
\begin{array}{l} \texttt{ADDC}(\mathsf{Ra,literal,Rc}) \colon \\ \mathsf{PC} \longleftarrow \mathsf{PC} + 4 \\ \mathsf{Reg}[\mathsf{Rc}] \longleftarrow \mathsf{Reg}[\mathsf{Ra}] + \mathsf{SXT}(\mathsf{literal}) \end{array}
```

- Bits 20:16 given as read address to the register file
- The register file outputs the contents of the registers
- Value of second register is ignored




```
\begin{array}{l} \texttt{ADDC}(\mathsf{Ra,literal,Rc}): \\ \mathsf{PC} \longleftarrow \mathsf{PC} + 4 \\ \mathsf{Reg}[\mathsf{Rc}] \longleftarrow \mathsf{Reg}[\mathsf{Ra}] + \mathsf{SXT}(\mathsf{literal}) \end{array}
```

- Bits 20:16 given as read address to the register file
- ► The register file outputs the contents of the registers
- Value of second register is ignored
- First register and signed extension of constant given as arguments to the ALU




```
\begin{array}{l} \texttt{ADDC}(\mathsf{Ra,literal,Rc}): \\ \mathsf{PC} \longleftarrow \mathsf{PC} + 4 \\ \mathsf{Reg}[\mathsf{Rc}] \longleftarrow \mathsf{Reg}[\mathsf{Ra}] + \mathsf{SXT}(\mathsf{literal}) \end{array}
```

- Bits 20:16 given as read address to the register file
- ► The register file outputs the contents of the registers
- Value of second register is ignored
- First register and signed extension of constant given as arguments to the ALU
- ► The result is given as data for writing at the next clock trigger



```
\begin{array}{l} \texttt{ADDC}(\mathsf{Ra,literal,Rc}) \colon \\ \mathsf{PC} &\leftarrow \mathsf{PC} + 4 \\ \mathsf{Reg}[\mathsf{Rc}] &\leftarrow \mathsf{Reg}[\mathsf{Ra}] + \mathsf{SXT}(\mathsf{literal}) \end{array}
```


- ► Bits 20:16 given as read address to the register file
- ► The register file outputs the contents of the registers
- Value of second register is ignored
- First register and signed extension of constant given as arguments to the ALU
- ► The result is given as data for writing at the next clock trigger
- ▶ Bits 25:21: register file write address



ALU instructions with constants (after)

$\begin{array}{l} \texttt{ADDC}(\mathsf{Ra,literal,Rc}) \colon \\ \mathsf{PC} &\leftarrow \mathsf{PC} + 4 \\ \mathsf{Reg}[\mathsf{Rc}] &\leftarrow \mathsf{Reg}[\mathsf{Ra}] + \mathsf{SXT}(\mathsf{literal}) \end{array}$


- ► Bits 20:16 given as read address to the register file
- ► The register file outputs the contents of the registers
- Value of second register is ignored
- First register and signed extension of constant given as arguments to the ALU
- ► The result is given as data for writing at the next clock trigger
- ▶ Bits 25:21: register file write address
- The control logic notifies the register file to write data



ALU instructions with constants (after)

$\begin{array}{l} \texttt{ADDC}(\mathsf{Ra,literal,Rc}) \colon \\ \mathsf{PC} \longleftarrow \mathsf{PC} + 4 \\ \mathsf{Reg}[\mathsf{Rc}] \longleftarrow \mathsf{Reg}[\mathsf{Ra}] + \mathsf{SXT}(\mathsf{literal}) \end{array}$

- Bits 20:16 given as read address to the register file
- ► The register file outputs the contents of the registers
- Value of second register is ignored
- ► First register and signed extension of constant given as arguments to the ALU
- ► The result is given as data for writing at the next clock trigger
- ▶ Bits 25:21: register file write address
- The control logic notifies the register file to write data
- The control logic ensures the ALU computes the right operation




ALU instructions with constants (description)

▶ Depending on the OPCODE, the control logic selects (the operation for the ALU and) whether the second argument is a register or a constant (BSEL)

BSEL¹ embedded constant in instruction (0) or register (1) for the B ALU argument


ALU instructions with constants (control logic)



	ALUFN	WERF	BSEL
OP	op.	1	1
OPC	op.	1	0

Memory instruction LD (before)


```
\begin{array}{c} \texttt{LD}(\mathsf{Ra},\mathsf{literal},\mathsf{Rc}):\\ \mathsf{PC} &\longleftarrow \mathsf{PC} + 4\\ \mathsf{Reg}[\mathsf{Rc}] &\longleftarrow \mathsf{Mem}[\mathsf{Reg}[\mathsf{Ra}] + \mathsf{SXT}(\mathsf{literal})] \end{array}
```



Memory instruction LD (before)


```
\begin{array}{l} \text{LD}\,(\text{Ra,literal,Rc}):\\ \text{PC}\,\leftarrow\,\text{PC}\,+\,4\\ \text{Reg}[\text{Rc}]\,\leftarrow\,\text{Mem}[\text{Reg}[\text{Ra}]\,+\,\text{SXT}(\text{literal})] \end{array}
```

- Essentially as for ADDC
- The control logic ensures the ALU computes an addition




```
\begin{array}{c} LD(Ra,literal,Rc):\\ PC \longleftarrow PC + 4\\ Reg[Rc] \longleftarrow Mem[Reg[Ra] + SXT(literal)] \end{array}
```

- ► Essentially as for ADDC
- The control logic ensures the ALU computes an addition
- The result of the ALU is given as address to memory




```
\begin{array}{l} LD\,(Ra,literal\,,Rc)\colon\\ PC\,\leftarrow\,PC\,+\,4\\ Reg[Rc]\,\leftarrow\,Mem[Reg[Ra]\,+\,SXT(literal)] \end{array}
```

- Essentially as for ADDC
- The control logic ensures the ALU computes an addition
- ► The result of the ALU is given as address to memory
- The data from memory is given as data for writing at the next clock trigger




```
\begin{array}{c} \text{LD} \, (\mathsf{Ra},\mathsf{literal}\,,\mathsf{Rc}) \colon \\ \mathsf{PC} \, \longleftarrow \, \mathsf{PC} \, + \, 4 \\ \mathsf{Reg}[\mathsf{Rc}] \, \longleftarrow \, \mathsf{Mem}[\mathsf{Reg}[\mathsf{Ra}] \, + \, \mathsf{SXT}(\mathsf{literal})] \end{array}
```

- Essentially as for ADDC
- The control logic ensures the ALU computes an addition
- ► The result of the ALU is given as address to memory
- ► The data from memory is given as data for writing at the next clock trigger
- ▶ Bits 25:21: register file write address



```
\begin{array}{c} \text{LD}\,(\mathsf{Ra},\mathsf{literal}\,,\mathsf{Rc})\colon\\ \mathsf{PC}\,\leftarrow\,\mathsf{PC}\,+\,4\\ \mathsf{Reg}[\mathsf{Rc}]\,\leftarrow\,\mathsf{Mem}[\mathsf{Reg}[\mathsf{Ra}]\,+\,\mathsf{SXT}(\mathsf{literal})] \end{array}
```

- Essentially as for ADDC
- The control logic ensures the ALU computes an addition
- ► The result of the ALU is given as address to memory
- ► The data from memory is given as data for writing at the next clock trigger
- ▶ Bits 25:21: register file write address
- The control logic notifies the register file to write data



Memory instruction LD (description)


If the OPCODE corresponds to the LD instruction, the control logic will

- select the ALU operation so that its output corresponds to the reading address in memory
- route the read data towards the register file, so that the data is stored on the next clock trigger

WDSEL² selects either the ALU result (1), or the read data from the memory (2) as write data for the register file

Option (0) will be used later


Memory instruction LD (control logic)



	ALUFN	WERF	BSEL	WDSEL
OP	op.	1	1	1
OPC	op.	1	0	1
LD	+	1	0	2

Memory instruction ST (before)


```
\begin{array}{c} ST(Rc,|itera|,Ra) \\ PC \longleftarrow PC \ + \ 4 \\ Mem[Reg[Ra] \ + \ SXT(|iteral|)] \ \longleftarrow \ Reg[Rc] \end{array}
```



Memory instruction ST (before)

```
 \begin{array}{c} ST(Rc,|iteral,Ra) \\ PC \longleftarrow PC + 4 \\ Mem[Reg[Ra] + SXT(|iteral)] & \longleftarrow Reg[Rc] \end{array}
```


Essentially as for LD



Memory instruction ST (before)


```
 \begin{array}{c} ST(Rc,|iteral,Ra) \\ PC \longleftarrow PC \ + \ 4 \\ Mem[Reg[Ra] \ + \ SXT(|iteral)] \ \longleftarrow \ Reg[Rc] \end{array}
```

- Essentially as for LD
- The result of the ALU is given as address to memory




```
 \begin{array}{c} ST(Rc,|itera|,Ra) \\ PC \longleftarrow PC \ + \ 4 \\ Mem[Reg[Ra] \ + \ SXT(|itera|)] \ \longleftarrow \ Reg[Rc] \end{array}
```

- Essentially as for LD
- The result of the ALU is given as address to memory
- The second output of the register file given as data to memory for writing at the next clock trigger




```
 \begin{array}{c} ST(Rc,|itera|,Ra) \\ PC \longleftarrow PC \ + \ 4 \\ Mem[Reg[Ra] \ + \ SXT(|itera|)] \ \longleftarrow \ Reg[Rc] \end{array}
```

- Essentially as for LD
- ► The result of the ALU is given as address to memory
- The second output of the register file given as data to memory for writing at the next clock trigger
- ▶ Bits 25:21 is the second register file read address!




```
\begin{array}{ll} ST(Rc,|itera|,Ra) \\ PC &\leftarrow PC + 4 \\ Mem[Reg[Ra] + SXT(|itera|)] &\leftarrow Reg[Rc] \end{array}
```

- Essentially as for LD
- The result of the ALU is given as address to memory
- The second output of the register file given as data to memory for writing at the next clock trigger
- ▶ Bits 25:21 is the second register file read address!
- The control logic notifies the memory to write data



```
\begin{array}{ll} ST(Rc,|itera|,Ra) \\ PC &\leftarrow PC + 4 \\ Mem[Reg[Ra] + SXT(|itera|)] &\leftarrow Reg[Rc] \end{array}
```


- Essentially as for LD
- The result of the ALU is given as address to memory
- The second output of the register file given as data to memory for writing at the next clock trigger
- ► Bits 25:21 is the second register file read address!
- ► The control logic notifies the memory to write data
- ► The register file will not store data at the next clock trigger



Memory instruction ST (description)

WR¹ is (1) if data is stored in memory (at the next clock trigger)
RA2SEL¹ selects either instruction bits 15:11 or bits 25:21 as second register address

Memory instruction ST (control logic)



	ALUFN	WERF	BSEL	WDSEL	WR	RA2SEL
OP	op.	1	1	1	0	0
OPC	op.	1	0	1	0	Χ
LD	+	1	0	2	0	Χ
ST	+	0	0	Χ	1	1


Jump instruction JMP (before)

```
JMP(Ra,Rc)

PC ← PC + 4

Reg[Rc] ← PC


PC ← Reg[Ra] & 0xFFFFFFFC
```



Jump instruction JMP (before)

```
JMP(Ra,Rc)
PC ← PC + 4
Reg[Rc] ← PC
PC ← Reg[Ra] & 0xFFFFFFFC
```


► The ALU and memory are ignored



Jump instruction JMP (after)

```
JMP(Ra,Rc)
PC ← PC + 4
Reg[Rc] ← PC
PC ← Reg[Ra] & 0xFFFFFFFC
```


- ► The ALU and memory are ignored
- The first output of the register file given as value to store in PC at the next clock trigger



Jump instruction JMP (after)

```
JMP(Ra,Rc)
PC ← PC + 4
Reg[Rc] ← PC
PC ← Reg[Ra] & 0xFFFFFFFC
```


- ► The ALU and memory are ignored
- The first output of the register file given as value to store in PC at the next clock trigger
- ► The result of PC + 4 is given as data to register file for writing at the next clock trigger



Jump instruction JMP (description)


- ▶ The control logic unit sets PCSEL to 2, so that the next value in PC will be JT (that is, the content of register Ra, as output on RD1)
 - WDSEL² selects either PC + 4 (0), the ALU result (1), or the read data from the memory (2) as write data for the register file
 - PCSEL² selects the next PC value: either PC + 4 (0) or the first output (JT) of the register file (2) Option (1) will be used later

Jump instruction JMP (control logic)




	ALUFN	WERF	BSEL	WDSEL	WR	RA2SEL	PCSEL
OP	op.	1	1	1	0	0	0
OPC	op.	1	0	1	0	Χ	0
LD	+	1	0	2	0	Χ	0
ST	+	0	0	Χ	1	1	0
JMP	Χ	1	Х	0	0	Χ	2

```
\begin{array}{ll} \mathsf{BEQ}(\mathsf{Ra}, | \mathsf{abel}, \mathsf{Rc}) \\ \mathsf{PC} \longleftarrow \mathsf{PC} + 4 \\ \mathsf{Reg}[\mathsf{Rc}] \longleftarrow \mathsf{PC} \\ \textbf{if } \mathsf{Reg}[\mathsf{Ra}] = 0 \textbf{ then} \\ \mathsf{PC} \longleftarrow \mathsf{PC} + 4 \times \mathsf{SXT}(|\mathsf{literal}) \end{array}
```




 On register file/ALU/memory side, this is similar to JMP




```
\begin{array}{l} \text{BEQ}(Ra,|\text{abel},Rc) \\ \text{PC} \longleftarrow \text{PC} + 4 \\ \text{Reg}[Rc] \longleftarrow \text{PC} \\ \textbf{if} \ \text{Reg}[Ra] = 0 \ \textbf{then} \\ \text{PC} \longleftarrow \text{PC} + 4 \times \text{SXT}(|\text{literal}) \end{array}
```

- On register file/ALU/memory side, this is similar to JMP
- PC + 4 given as data to register file for writing at the next clock trigger




```
\begin{array}{c} \mathsf{BEQ}(\,\mathsf{Ra}\,,\mathsf{label}\,,\mathsf{Rc}) \\ \mathsf{PC} \longleftarrow \mathsf{PC} + 4 \\ \mathsf{Reg}[\mathsf{Rc}] \longleftarrow \mathsf{PC} \\ \textbf{if} \; \mathsf{Reg}[\mathsf{Ra}] = 0 \; \textbf{then} \\ \mathsf{PC} \longleftarrow \mathsf{PC} + 4 \times \mathsf{SXT}(\mathsf{literal}) \end{array}
```

- On register file/ALU/memory side, this is similar to JMP
- PC + 4 given as data to register file for writing at the next clock trigger
- PC ← PC + 4 × SXT(literal) is computed by a simple additional circuit




```
\begin{array}{c} \mathsf{BEQ}(\,\mathsf{Ra}\,,\mathsf{label}\,,\mathsf{Rc}) \\ \mathsf{PC} \longleftarrow \mathsf{PC} + 4 \\ \mathsf{Reg}[\mathsf{Rc}] \longleftarrow \mathsf{PC} \\ \textbf{if} \; \mathsf{Reg}[\mathsf{Ra}] = 0 \; \textbf{then} \\ \mathsf{PC} \longleftarrow \mathsf{PC} + 4 \times \mathsf{SXT}(\mathsf{literal}) \end{array}
```

- On register file/ALU/memory side, this is similar to JMP
- PC + 4 given as data to register file for writing at the next clock trigger
- PC ← PC + 4 × SXT(literal) is computed by a simple additional circuit
- PCSEL here depends on Reg[Ra]




```
\begin{array}{l} \mathsf{BEQ}(\,\mathsf{Ra}\,,\mathsf{label}\,,\mathsf{Rc}) \\ \mathsf{PC} \longleftarrow \mathsf{PC} + 4 \\ \mathsf{Reg}[\mathsf{Rc}] \longleftarrow \mathsf{PC} \\ \textbf{if} \; \mathsf{Reg}[\mathsf{Ra}] = 0 \; \textbf{then} \\ \mathsf{PC} \longleftarrow \mathsf{PC} + 4 \times \mathsf{SXT}(\mathsf{literal}) \end{array}
```

- On register file/ALU/memory side, this is similar to JMP
- PC + 4 given as data to register file for writing at the next clock trigger
- PC ← PC + 4 × SXT(literal) is computed by a simple additional circuit
- PCSEL here depends on Reg[Ra]
- The control logic selects the right PCSEL, depending on Z



```
\begin{array}{c} \mathsf{BEQ}(\,\mathsf{Ra}\,,\mathsf{label}\,,\mathsf{Rc}) \\ \mathsf{PC} \longleftarrow \mathsf{PC}\,+\,4 \\ \mathsf{Reg}[\mathsf{Rc}] \longleftarrow \mathsf{PC} \\ \text{if } \mathsf{Reg}[\mathsf{Ra}] = 0 \text{ then} \\ \mathsf{PC} \longleftarrow \mathsf{PC}\,+\,4 \times \mathsf{SXT}(\mathsf{literal}) \end{array}
```

- ► On register file/ALU/memory side, this is similar to JMP
- PC + 4 given as data to register file for writing at the next clock trigger
- PC ← PC + 4 × SXT(literal) is computed by a simple additional circuit
- ► PCSEL here depends on Reg[Ra]
- The control logic selects the right PCSEL, depending on Z
- Z is simply computed by ORing all bits of Reg[Ra], and taking the negation




Branching instructions BEQ and BNE (description)

- An additional link between the instruction and the program counter
- depends of the value of Z, itself computed from the first output of the register file


```
PCSEL^2 selects the next PC value: either PC + 4 (0), the sum 4 * SXT(literal) with PC + 4 (1) or the first output (JT) of the register file (2)
```

Branching instructions BEQ and BNE (control logic)



	ALUFN	WERF	BSEL	WDSEL	WR	RA2SEL	PCSEL
OP	op.	1	1	1	0	0	0
OPC	op.	1	0	1	0	Χ	0
LD	+	1	0	2	0	Χ	0
ST	+	0	0	Χ	1	1	0
JMP	Χ	1	Х	0	0	Х	2 Z
BEQ	X X X	1	X X X	0	0	Χ	Z
BNE	X	1	X	0	0	Χ	¬Z

The full β machine



	ALUFN	WERF	BSEL	WDSEL	WR	RA2SEL	PCSEL
OP	op.	1	1	1	0	0	0
OPC	op.	1	0	1	0	Χ	0
LD	+	1	0	2	0	Χ	0
st	+	0	0	Χ	1	1	0
JMP	X	1	Х	0	0	Χ	2 Z
\mathtt{BEQ}	X X X	1	X	0	0	Χ	Z
BNE	X	1	X	0	0	Χ	$\neg Z$

Control logic

ALUFN⁴ ALU operation $(+, -, *, /, \wedge, \vee, \otimes, =, <, \leq, \ll, \gg, \gg')$ WERF¹ enable (1) or not (0) writing in a register BSEL¹ select the constant embedded in instruction (0) or a register (1) as the B argument for the ALU WDSEL² select PC + 4 (0), the ALU result (1), or the data read from the memory (2) as data to be written in the register file WR¹ enable (1) or not (0) writing in the memory RA2SEL¹ select instruction bits 15:11 or 25:21 as second read address for the register file PCSEL² selects the next PC value: either PC + 4 (0), the sum 4 * SXT(literal) with PC + 4 (1) or the first output (JT) of the register file (2)

The full β machine (In Logisim)

