






Title Port		
Size: A4	Number: 2	Revision:
Date: 28/08/2023	Time: 23:02:31	Sheet 2 of 5
File: Port.SchDoc		




Title MCU		
Size: A4	Number: 3	Revision:
Date: 28/08/2023	Time: 23:02:31	Sheet 3 of 5
File: Host.SchDoc		


FD[0..15]


JTAGEN


Title **CPLD**


Size: A4	Number: 4	Revision:
Date: 28/08/2023	Time: 23:02:31	Sheet 4 of 5
File: CPLD.SchDoc		



















View from Top side (Scale 2:1)



View from Bottom side (Scale 2:1)



Bill of Materials

PCB Design USB_Sniffer.PrjPcb

Project USB_Sniffer.PrjPcb

Variant None

Report Date 28/08/2023

[illegible]