
ESL Simulator
Symulated system
x86 TimingCPU @1GHz
XBAR
gem5
Custom-Mem-Ctrl
Mem-Crtl-Interface
Mem-Request-Sender
Mem-Request-Receiver
snd_mem_req(address, data, is_write)
rcv_mem_resp(data, req_time)
procedure call
Shared library
Request buffer
Response buffer
rcv_mem_req(address, data, is_write)
snd_mem_rsp(data, clock_cycles)
DPI-C
HDL Simulator
SystemVerilog testbench
Request-Unpacker
Request-Packer
Arbiter
C[REQ]
C[RDATA]
HBM-Controller simulated model
Bank-Address-Mapping PC0
Bank-Address-Mapping PC1
Translators-Bank-Schedulers PC0
Translators-Bank-Schedulers PC1
Channel-Scheduler
HBM-Channel
QuestaSim