

Assignment -3(Computer Architecture Lab)

Group no. 19

Name and ID Student 1: Tanvi Behera 2019B5A80989H


Name and ID Student 2: Adithya K 2019B4A80926H

Name and ID Student 3: Ayaz Hussain 2019B5A81108H

Implement a pipeline-based MIPS processor in Verilog that can execute at least 12 instructions, including R-type, I-type, and J-type (conditional and unconditional). The instructions should be chosen so that the three hazards, namely data, structural, and control hazards, should arise, and these issues should be resolved using techniques such as stalling, flushing, and forwarding based on the optimal solution.

Part-A

Block Diagram



Truth Table of Control Unit

Instruction	Execution/address calculation stage control lines				Memory access stage control lines			Write-back stage control lines	
	RegDst	ALUOp1	ALUOp0	ALUSrc	Branch	Mem-Read	Mem-Write	Reg-Write	Memto-Reg
R-format	1	1	0	0	0	0	0	1	0
lw	0	0	0	1	0	1	0	1	1
sw	X	0	0	1	0	0	1	0	X
beq	X	0	1	0	1	0	0	0	X

Instruction opcode	ALUOp	Instruction operation	Function code	Desired ALU action	ALU control input
LW	00	load word	XXXXXX	add	0010
SW	00	store word	XXXXXX	add	0010
Branch equal	01	branch equal	XXXXXX	subtract	0110
R-type	10	add	100000	add	0010
R-type	10	subtract	100010	subtract	0110
R-type	10	AND	100100	AND	0000
R-type	10	OR	100101	OR	0001
R-type	10	set on less than	101010	set on less than	0111

CODES

Address_Cal

```

1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 17.04.2023 17:57:20
7 // Design Name:
8 // Module Name: Address_Cal
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module Address_Cal(
24   input [31:0] Instruction_code,
25   input IF_Flush,
26   input [31:0] PC,
27   output reg [31:0] X,
28   output reg [1:0] PCsrc
29 );
29
30 wire [19:0] Imm={Instruction_code[31],Instruction_code[19:12],Instruction_code[20],Instruction_code[30:21]};
31   wire [19:0] Shft_2=Imm<<2;
32   wire [31:0] J_addr={{12{Shft_2[19]}},Shft_2};
33   always@(Instruction_code,IF_Flush,PC,J_addr)
34 begin
35   if (IF_Flush==0)
36     PCsrc=2'b10;
37   else if (Instruction_code[6:0]==7'b1101111)
38     begin
39       X<=J_addr+PC;
40       PCsrc=2'b01;
41     end
42   else
43     PCsrc=2'b0;
44   end
45 endmodule

```

ALU

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date: 17.04.2023 17:59:35
7  // Design Name:
8  // Module Name: ALU
9  // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22 module ALU(
23   input [31:0] A1,
24   input [31:0] B2,
25   input [2:0] ALU_Op,
26   input [4:0] Temp1,
27   output reg Zero,
28   output reg [31:0] ALU_Result
29 );
30   reg [31:0] flag;
31   wire [2:0] temp;
32   assign temp=Temp1[2:0];
33   always@(A1,B2,Temp1,ALU_Op)
34   begin
35     if(ALU_Op==3'b011)
36     begin
37       case(Temp1)
38         5'b00000: ALU_Result=A1+B2;           //ADD
39         5'b01000: ALU_Result=A1-B2;           //SUB
40         5'b00110: ALU_Result=A1|B2;          //OR
41         5'b00111: ALU_Result=A1&B2;          //AND
42         5'b00010: begin
43           flag=A1-B2;                      //SLT
44           ALU_Result[31:1]=31'h0;
45           if (flag[31]==1'b1)
46             ALU_Result[0]=1'b1;
47           else
48             ALU_Result[0]=1'b0;
49           end
50         5'b00100: ALU_Result=A1^B2;
51         5'b00001: ALU_Result=A1<<B2; //shift left
52         5'b00101: ALU_Result=A1>>B2;//shift right
53       endcase
54     end
55
56     else if(ALU_Op==3'b001)
57     begin
58       case(temp)
59         3'b000: ALU_Result=A1+B2;           //ADD
60         3'b110: ALU_Result=A1|B2;          //OR
61         3'b111: ALU_Result=A1&B2;
62         3'b001: ALU_Result=A1+B2;
63     endcase
64   end
65   else if((ALU_Op==3'b000) || (ALU_Op==3'b010))
66   begin
67     ALU_Result=A1+B2;
68   end
69   end
70   always@(A1,B2,ALU_Op,Temp1)
71   begin
72     if (ALU_Result==32'b0)
73       Zero=1;
74     else
75       Zero=0;
76   end
77
78
79 endmodule
80
```

Branch_cal

```
1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 17.04.2023 18:01:17
7 // Design Name:
8 // Module Name: Branch_Cal
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22 module Branch_Cal(
23     input [31:0] Out1,
24     input [31:0] SgnEx,
25     output reg [31:0] B_Addr
26 );
27     always@(Out1,SgnEx)
28     begin
29         B_Addr={Out1+SgnEx};
30     end
31 endmodule
```

Branch_Comparator

```
1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 17.04.2023 18:03:15
7 // Design Name:
8 // Module Name: Branch_Comparator
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22 module Branch_Comparator(
23     input [31:0] Read_Data1,
24     input [31:0] Read_Data2,
25     input [6:0] Opcode,
26     output reg IF_Flush
27 );
28
29     always@(Read_Data1,Read_Data2,Opcode)
30     begin
31         if ((Read_Data1==Read_Data2)&&(Opcode==7'b1100011))
32             begin
33                 IF_Flush=0;
34             end
35         else
36             begin
37                 IF_Flush=1;
38             end
39         end
40     endmodule
41
```

Data_Memory

```
1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 17.04.2023 18:04:33
7 // Design Name:
8 // Module Name: Data_Memory
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module Data_Memory(
24     input Reset,
25     input [31:0] Y1,
26     input [31:0] Data3,
27     input MemRead2,
28     input MemWrite2,
29     output reg [31:0] Read_Data
30 );
31     reg [7:0] Mem [48:0];
32
33     always@(MemRead2,MemWrite2,Y1,Data3)
34     begin
35         if (MemRead2==1)
36             Read_Data={Mem[Y1+3],Mem[Y1+2],Mem[Y1+1],Mem[Y1]};
37         if (MemWrite2==1)
38             {Mem[Y1+3],Mem[Y1+2],Mem[Y1+1],Mem[Y1]}=Data3;
39         end
40
41     always@(posedge Reset)
42     begin
43         if (Reset==0)
44             begin
45                 // 12 Instructions
46                 Mem[0]=8'b00001000;Mem[1]=8'b00000001;Mem[2]=8'b0;Mem[3]=8'b0;
47                 Mem[4]=8'b00001001;Mem[5]=8'b00000001;Mem[6]=8'b0;Mem[7]=8'b0;
48                 Mem[8]=8'b000010010;Mem[9]=8'b00000001;Mem[10]=8'b0;Mem[11]=8'b0;
49                 Mem[12]=8'b000010011;Mem[13]=8'b00000001;Mem[14]=8'b0;Mem[15]=8'b0;
50                 Mem[16]=8'b000010100;Mem[17]=8'b00000001;Mem[18]=8'b0;Mem[19]=8'b0;
51                 Mem[20]=8'b000010101;Mem[21]=8'b00000001;Mem[22]=8'b0;Mem[23]=8'b0;
52                 Mem[24]=8'b000010110;Mem[25]=8'b00000001;Mem[26]=8'b0;Mem[27]=8'b0;
53                 Mem[28]=8'b000010111;Mem[29]=8'b00000001;Mem[30]=8'b0;Mem[31]=8'b0;
54                 Mem[32]=8'b000011000;Mem[33]=8'b00000001;Mem[34]=8'b0;Mem[35]=8'b0;
55                 Mem[36]=8'b000011001;Mem[37]=8'b00000001;Mem[38]=8'b0;Mem[39]=8'b0;
56                 Mem[40]=8'b000011010;Mem[41]=8'b00000001;Mem[42]=8'b0;Mem[43]=8'b0;
57                 Mem[44]=8'b000011011;Mem[45]=8'b00000001;Mem[46]=8'b0;Mem[47]=8'b0;
58                 Mem[48]=8'b000011100;Mem[49]=8'b00000001;Mem[50]=8'b0;Mem[51]=8'b0;
59                 Mem[52]=8'b000011101;Mem[53]=8'b00000001;Mem[54]=8'b0;Mem[55]=8'b0;
60                 Mem[56]=8'b000011110;Mem[57]=8'b00000001;Mem[58]=8'b0;Mem[59]=8'b0;
61                 Mem[60]=8'b000011111;Mem[61]=8'b00000001;Mem[62]=8'b0;Mem[63]=8'b0;
62             end
63         end
64     endmodule
```

EX_Mem_Reg

```
1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date: 17.04.2023 18:08:46
7  // Design Name:
8  // Module Name: EX_Mem_Reg
9  // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////////////////////
21 |
22
23 module EX_Mem_Reg(
24     input Clk,
25     input Reset,
26     input [31:0] ALU_Result,
27     input [4:0] Dest_Reg_Num1,
28     input [2:0] ALU_Op,
29     input RegWrite1,
30     input [31:0] B1,
31     input MemRead1,
32     input MemWrite1,
33     input Mem2Reg1,
34     output reg [31:0] Y1,
35     output reg [4:0] Dest_Reg_Num2,
36     output reg [2:0] ALU_Op1,
37     output reg RegWrite2,
38     output reg [31:0] Data3,
39     output reg MemRead2,
40     output reg MemWrite2,
41     output reg Mem2Reg2
42 );
43
44     always@(posedge Clk, negedge Reset)
45     begin
46         if (Reset==0)
47             begin
48                 Y1<=0;
49                 Dest_Reg_Num2<=0;
50                 RegWrite2<=0;
51                 ALU_Op1<=0;
52                 Data3<=0;
53                 MemRead2<=0;
54                 MemWrite2<=0;
55                 Mem2Reg2<=0;
56             end
```

```

57      else
58      begin
59          Y1<=ALU_Result;
60          Dest_Reg_Num2<=Dest_Reg_Num1;
61          RegWrite2<=RegWrite1;
62          ALU_Op1<=ALU_Op;
63          Data3<=B1;
64          MemRead2<=MemRead1;
65          MemWrite2<=MemWrite1;
66          Mem2Reg2<=Mem2Reg1;
67      end
68  end
69 endmodule
70

```

Forward_Unit

```

1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date: 17.04.2023 18:10:28
7  // Design Name:
8  // Module Name: Forward_Unit
9  // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22 module Forward_Unit(
23     input [4:0] Write_Reg_Num,
24     input [4:0] Dest_Reg_Num2,
25     input RegWrite2,
26     input RegWrite3,
27     input [4:0] Read_Reg_Num1,
28     input [4:0] Read_Reg_Num2,
29     input [4:0] Num1,
30     input [4:0] Num2,
31     input [2:0] ALU_Opcode,
32     input MemRead2,
33     input MemRead3,
34     output reg [1:0] Fwd_Rs,
35     output reg [1:0] Fwd_Rd,
36     output reg [1:0] Fwd_Rs1,
37     output reg [1:0] Fwd_Rd1
38 );
39
40 always@(Dest_Reg_Num2,Write_Reg_Num,RegWrite2,RegWrite3,Read_Reg_Num1,Read_Reg_Num2,Num1,Num2,MemRead3,ALU_Opcode,MemRead2)
41 begin
42     if ((RegWrite2==1)&&(Dest_Reg_Num2==Num1))
43         Fwd_Rs=2'b01;
44     else if ((RegWrite3==1)&&(Write_Reg_Num==Num1))
45         Fwd_Rs=2'b10;
46     else
47         Fwd_Rs=2'b0;
48
49     if((RegWrite2==1)&&(Dest_Reg_Num2==Num2))
50         Fwd_Rd=2'b01;
51     else if ((RegWrite3==1)&&(Write_Reg_Num==Num2))
52         Fwd_Rd=2'b10;
53     else
54         Fwd_Rd=2'b0;
55
56

```

```

56      if((MemRead3==1)&&(ALU_Opcode==3'b110)&&(Write_Reg_Num==Read_Reg_Num1))
57          Fwd_Rs1=2'b10;
58      else if((ALU_Opcode==3'b110)&&(RegWrite2==1)&&(Dest_Reg_Num2==Read_Reg_Num1))
59          Fwd_Rs1=2'b01;
60      else
61          Fwd_Rs1=2'b0;
62
63      if((MemRead3==1)&&(ALU_Opcode==3'b110)&&(Write_Reg_Num==Read_Reg_Num2))
64          Fwd_Rd1=2'b10;
65      else if((ALU_Opcode==3'b110)&&(RegWrite2==1)&&(Dest_Reg_Num2==Read_Reg_Num2))
66          Fwd_Rd1=2'b01;
67      else
68          Fwd_Rd1=2'b0;
69
70      end
71
72 endmodule

```

ID_EX_Reg

```

1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date: 17.04.2023 18:12:02
7  // Design Name:
8  // Module Name: ID_EX_Reg
9  // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module ID_EX_Reg(
24     input Clk,
25     input Reset,
26     input [31:0] Read_Data1,
27     input [31:0] Read_Data2,
28     input [4:0] Dest_Reg_Num,
29     input [31:0] SignEx,
30     input [4:0] Read_Reg_Num1,
31     input [4:0] Read_Reg_Num2,
32     input [2:0] ALU_Opcode,
33     input ALUsrc,
34     input RegWrite,
35     input [4:0] Temp,
36     input MemRead,
37     input MemWrite,
38     input Mem2Reg,
39     output reg [31:0] Data1,
40     output reg [31:0] Data2,
41     output reg [31:0] Sign_Ex1,
42     output reg [4:0] Dest_Reg_Num1,
43     output reg [2:0] ALU_Op,
44     output reg ALUsrc1,
45     output reg RegWrite1,
46     output reg [4:0] Num1,
47     output reg [4:0] Num2,
48     output reg [4:0] Temp1,
49     output reg MemRead1,
50     output reg MemWrite1,
51     output reg Mem2Reg1
52 );

```

```
53      always@(posedge Clk,negedge Reset)
54      begin
55          if (Reset==0)
56              begin
57                  Data1=0;
58                  Data2=0;
59                  Dest_Reg_Num1=0;
60                  Sign_Ex1=0;
61                  ALU_Op=0;
62                  ALUsrc1=0;
63                  RegWrite1=0;
64                  Num1=0;
65                  Num2=0;
66                  Temp1=0;
67                  MemRead1=0;
68                  MemWrite1=0;
69                  Mem2Reg1=0;
70              end
71          else
72              begin
73                  Data1<=Read_Data1;
74                  Data2<=Read_Data2;
75                  Dest_Reg_Num1<=Dest_Reg_Num;
76                  Sign_Ex1<=SignEx;
77                  ALU_Op<=ALU_Opcode;
78                  ALUsrc1<=ALUsrc;
79                  RegWrite1<=RegWrite;
80                  Num1<=Read_Reg_Num1;
81                  Num2<=Read_Reg_Num2;
82                  Temp1<=Temp;
83                  MemRead1<=MemRead;
84                  MemWrite1<=MemWrite;
85                  Mem2Reg1<=Mem2Reg;
86              end
87          end
88      end
89  endmodule
```

IF_ID_Reg

```

1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date: 17.04.2023 18:14:16
7  // Design Name:
8  // Module Name: IF_ID_Reg
9  // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module IF_ID_Reg(
24     input Clk,
25     input Reset,
26     input [31:0] Instruction_code,
27     input IF_Write,
28     input [31:0] PC,
29     input IF_Flush,
30     output reg [31:0] Instruction_code1,
31     output reg [4:0] Read_Reg_Num1,
32     output reg [4:0] Read_Reg_Num2,
33     output reg [4:0] Dest_Reg_Num,
34     output reg [11:0] Immediate1,
35     output reg [11:0] Immediate2,
36     output reg [11:0] Immediate3,
37     output reg [6:0] Opcode,
38     output reg [2:0] F3,
39     output reg [1:0] F7,
40     output reg [4:0] Temp,
41     output reg [31:0] Out1
42 );
43
44
45 always@(posedge Clk,negedge Reset,negedge IF_Write,negedge IF_Flush)
46 begin
47     if (Reset==0)
48     begin
49         Instruction_code1<=0;
50         Read_Reg_Num1<=0;
51         Read_Reg_Num2<=0;
52         Dest_Reg_Num<=0;
53         Immediate1<=0;
54         Immediate2<=0;
55         Immediate3<=0;
56         Opcode<=0;
57         F3<=0;
58         F7<=0;
59         Temp<=0;
60         Out1<=0;
61     end
62     else
63     begin
64         if(IF_Write==0)
65         begin
66             Instruction_code1<=Instruction_code;
67             Opcode=Instruction_code[6:0];
68         end
69         else if(IF_Flush==0)
70         begin
71             Instruction_code1<=32'h0;
72             Opcode=Instruction_code1[6:0];
73         end
74         else
75         begin
76             Instruction_code1=Instruction_code;
77             Read_Reg_Num1=Instruction_code1[19:15];
78             Read_Reg_Num2=Instruction_code1[24:20];
79             Dest_Reg_Num=Instruction_code1[11:7];
80             Immediate1=Instruction_code1[31:20];
81             Immediate2=(Instruction_code1[31:25],Instruction_code1[11:7]);
82             Immediate3=(Instruction_code1[31],Instruction_code1[7],Instruction_code1[30:25],Instruction_code1[11:8]);
83             Opcode=Instruction_code1[6:0];
84             F3=Instruction_code1[14:12];
85             F7=Instruction_code1[31:30];
86             Temp={F7,F3};
87             Out1=PC;
88         end
89     end
90 end
91 endmodule

```

Instruction_Memory

```

1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 17.04.2023 18:18:08
7 // Design Name:
8 // Module Name: Instruction_Memory
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module Instruction_Memory
24     input [31:0] PC,
25     input Reset,
26     output [31:0] Instruction_code
27 );
28
29     reg [7:0] Mem [84:0];
30     assign Instruction_code={Mem[PC+3],Mem[PC+2],Mem[PC+1],Mem[PC]}; //Little-Endian
31
32     always@(Reset)
33     begin
34         if (Reset==0)
35         begin
36             //12 Instructions
37             Mem[0]=8'hB3;Mem[1]=8'h0;Mem[2]=8'h31;Mem[3]=8'h0;           //ADD
38             Mem[4]=8'h33;Mem[5]=8'h82;Mem[6]=8'h62;Mem[7]=8'h40;       //SUB
39             Mem[8]=8'hB3;Mem[9]=8'h73;Mem[10]=8'h31;Mem[11]=8'h0;      //AND
40             Mem[12]=8'h33;Mem[13]=8'h64;Mem[14]=8'h31;Mem[15]=8'h0;      //OR
41             Mem[16]=8'hB3;Mem[17]=8'h14;Mem[18]=8'h31;Mem[19]=8'h0;      //SHIFT_LEFT
42             Mem[20]=8'h33;Mem[21]=8'hD5;Mem[22]=8'h62;Mem[23]=8'h0;      //SHIFT_RIGHT
43             Mem[24]=8'h13;Mem[25]=8'h06;Mem[26]=8'h51;Mem[27]=8'h0;      //Add Immediate
44             Mem[28]=8'h83;Mem[29]=8'h21;Mem[30]=8'h81;Mem[31]=8'h0;      //Load
45             Mem[32]=8'h23;Mem[33]=8'h22;Mem[34]=8'h71;Mem[35]=8'h0;      //Store
46             Mem[36]=8'h63;Mem[37]=8'h04;Mem[38]=8'hB1;Mem[39]=8'h0;      //Beq
47             Mem[40]=8'hB3;Mem[41]=8'h0;Mem[42]=8'h31;Mem[43]=8'h0;      //Add
48             Mem[44]=8'h33;Mem[45]=8'h82;Mem[46]=8'h62;Mem[47]=8'h40;      //Sub
49             Mem[48]=8'hB3;Mem[49]=8'h73;Mem[50]=8'h31;Mem[51]=8'h0;      //AND
50             Mem[52]=8'h93;Mem[53]=8'h62;Mem[54]=8'hA1;Mem[55]=8'h0;      //OR Immediate
51             Mem[56]=8'h6f;Mem[57]=8'h0;Mem[58]=8'h60;Mem[59]=8'h0;      //jal
52             Mem[60]=8'hb3;Mem[61]=8'h0;Mem[62]=8'h31;Mem[63]=8'h0;      //add
53             Mem[64]=8'h33;Mem[65]=8'h82;Mem[66]=8'h62;Mem[67]=8'h40;      //sub
54             Mem[68]=8'hB3;Mem[69]=8'h0;Mem[70]=8'h31;Mem[71]=8'h0;      //Add
55         end
56     end
57 endmodule

```

Main_Control

```

1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 17.04.2023 18:20:04
7 // Design Name:
8 // Module Name: Main_Control
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22 module Main_Control(
23     input [6:0] Opcode,
24     input Cntsrc,
25     output [2:0] ALU_Opcode,
26     output reg ALUsrc,
27     output reg RegWrite,
28     output reg MemRead,
29     output reg MemWrite,
30     output reg Mem2Reg,
31     output reg Immsrc
32 );
33
34 assign ALU_Opcode=Opcode[6:4];
35 always@(Opcode,Cntsrc)
36 begin
37     if(Cntsrc==0)
38     begin
39         RegWrite<=1'b0;
40         MemRead<=1'b0;
41         MemWrite<=1'b0;
42         Mem2Reg<=1'b0;
43         Immsrc=0;
44         ALUsrc=0;
45     end
46

```

```

48     else
49     begin
50         case(Opcode)
51             7'b00: begin
52                 RegWrite<=1'b0;
53                 ALUsrc<=1'b0;
54                 MemRead<=1'b0;
55                 MemWrite<=1'b0;
56                 Mem2Reg<=1'b0;
57                 Immsrc=0;
58             end
59
60             7'b0110011: begin
61                 RegWrite<=1'b1;
62                 ALUsrc<=1'b0;
63                 MemRead<=1'b0;
64                 MemWrite<=1'b0;
65                 Mem2Reg<=1'b0;
66                 Immsrc<=0;
67             end
68
69             7'b0010011: begin
70                 RegWrite<=1'b1;
71                 ALUsrc<=1'b1;
72                 MemRead<=1'b0;
73                 MemWrite<=1'b0;
74                 Mem2Reg<=1'b0;
75                 Immsrc<=0;
76             end
77
78             7'b0000011: begin
79                 RegWrite<=1'b1;
80                 ALUsrc<=1'b1;
81                 MemRead<=1'b1;
82                 MemWrite<=1'b0;
83                 Mem2Reg<=1'b1;
84                 Immsrc<=0;
85             end
86
87             7'b0100011: begin
88                 RegWrite<=1'b0;
89                 ALUsrc<=1'b1;
90                 MemRead<=1'b0;
91                 MemWrite<=1'b1;
92                 Mem2Reg<=1'b0;
93                 Immsrc<=2'b01;
94             end
95
96             7'b0100011: begin
97                 RegWrite<=1'b0;
98                 ALUsrc<=1'b0;
99                 MemRead<=1'b0;
100                MemWrite<=1'b0;
101                Mem2Reg<=1'b0;
102                Immsrc<=0;
103            end

```

```

103      7'b1101111: begin
104          RegWrite<=1'b0;
105          ALUsrc<=1'b0;
106          MemRead<=1'b0;
107          MemWrite<=1'b0;
108          Mem2Reg<=1'b0;
109          Immsrc<=0;
110      end
111
112      7'b1100011: begin
113          RegWrite<=1'b0;
114          ALUsrc<=1'b0;
115          MemRead<=1'b0;
116          MemWrite<=1'b0;
117          Mem2Reg<=1'b0;
118          Immsrc<=0;
119      end
120
121      endcase
122  end
123 end
124 endmodule

```

Mem_WB_Reg

```

1  `timescale 1ns / 1ps
2
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 17.04.2023 18:22:03
7 // Design Name:
8 // Module Name: Mem_WB_Reg
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20
21
22
23 module Mem_WB_Reg(
24     input Clk,
25     input Reset,
26     input [31:0] Read_Data,
27     input [4:0] Dest_Reg_Num2,
28     input [31:0] Y1,
29     input Mem2Reg2,
30     input RegWrite2,
31     output reg [31:0] W,
32     output reg [4:0] Write_Reg_Num,
33     output reg [31:0] Y2,
34     output reg Mem2Reg3,
35     output reg RegWrite3
36 );
37     always@(posedge Clk,negedge Reset)
38     begin
39         if (Reset==0)
40             begin
41                 Y2<=0;
42                 Write_Reg_Num<=0;
43                 W<=0;
44                 Mem2Reg3<=0;
45                 RegWrite3<=0;
46             end
47         else
48             begin
49                 Y2<=Y1;
50                 Write_Reg_Num<=Dest_Reg_Num2;
51                 W<=Read_Data;
52                 Mem2Reg3<=Mem2Reg2;
53                 RegWrite3<=RegWrite2;
54             end
55     end
56 endmodule

```

Mux_2x1

```

1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date: 17.04.2023 18:23:28
7  // Design Name:
8  // Module Name: Mux_2x1
9  // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module Mux_2x1(
24     input [31:0] B1,
25     input [31:0] Sign_Ex1,
26     input ALUsrc1,
27     output reg [31:0] B2
28 );
29
30     always@(B1,Sign_Ex1,ALUsrc1)
31     begin
32         case (ALUsrc1)
33             1'b0 : B2=B1;
34             1'b1 : B2=Sign_Ex1;
35         endcase
36     end
37 endmodule

```

Mux_Rd1_3x1

```

1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date: 17.04.2023 18:24:43
7  // Design Name:
8  // Module Name: Mux_Rd1_3x1
9  // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22 module Mux_Rd1_3x1(
23     input [31:0] Read_2,
24     input [31:0] Y1,
25     input [31:0] W,
26     input [1:0] Fwd_Rd1,
27     output reg [31:0] Read_Data2
28 );
29
30     always@(Read_2,Y1,Fwd_Rd1,W)
31     begin
32         case (Fwd_Rd1)
33             2'b00: Read_Data2=Read_2;
34             2'b01: Read_Data2=Y1;
35             2'b10: Read_Data2=W;
36         endcase
37     end
38 endmodule

```

Mux_Rs1_3x1

```
1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 17.04.2023 23:38:36
7 // Design Name:
8 // Module Name: Mux_Rs1_3x1
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module Mux_Rs1_3x1(
24     input [31:0] Read_1,
25     input [31:0] Y1,
26     input [31:0] W,
27     input [1:0] Fwd_Rs1,
28     output reg [31:0] Read_Data1
29 );
30
31     always@(Read_1,Y1,Fwd_Rs1,W)
32     begin
33         case (Fwd_Rs1)
34             2'b00: Read_Data1=Read_1;
35             2'b01: Read_Data1=Y1;
36             2'b10: Read_Data1=W;
37         endcase
38     end
39 endmodule
```

MuxA_3x1MuxA_3x1

```
1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 17.04.2023 23:49:39
7 // Design Name:
8 // Module Name: MuxA_3x1MuxA_3x1
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module MuxA_3x1(
24     input [31:0] Data1,
25     input [31:0] Y1,
26     input [31:0] Write_Data,
27     input [1:0] Fwd_Rs,
28     output reg [31:0] A1
29 );
30
31     always@(Data1,Y1,Fwd_Rs,Write_Data)
32     begin
33         case (Fwd_Rs)
34             2'b00: A1=Data1;
35             2'b01: A1=Y1;
36             2'b10: A1=Write_Data;
37         endcase
38     end
39 endmodule
```

MuxB_3x1

```
1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 17.04.2023 23:51:29
7 // Design Name:
8 // Module Name: MuxB_3x1
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module MuxB_3x1(
24     input [31:0] Data2,
25     input [31:0] Y1,
26     input [1:0] Fwd_Rd,
27     input [31:0] Write_Data,
28     output reg [31:0] B1
29 );
30
31     always@(Data2,Y1,Fwd_Rd,Write_Data)
32     begin
33         case (Fwd_Rd)
34             2'b00: B1=Data2;
35             2'b01: B1=Y1;
36             2'b10: B1=Write_Data;
37         endcase
38     end
39 endmodule
```

MuxImm_2x1

```
1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 18.04.2023 00:13:21
7 // Design Name:
8 // Module Name: MuxImm_2x1
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module MuxImm_2x1(
24     input [11:0] Immediate1,
25     input [11:0] Immediate2,
26     input Immsrc,
27     output reg [11:0] Immediate
28 );
29
30     always@(Immediate1, Immediate2, Immsrc)
31     begin
32         case (Immsrc)
33             1'b0 : Immediate=Immediate1;
34             1'b1 : Immediate=Immediate2;
35         endcase
36     end
37
38 endmodule
```

MuxMem_2x1

```
1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 17.04.2023 23:53:05
7 // Design Name:
8 // Module Name: MuxMem_2x1
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module MuxMem_2x1(
24     input [31:0] W,
25     input [31:0] Y2,
26     input Mem2Reg3,
27     output reg [31:0] Write_Data
28 );
29
30     always@(W,Y2,Mem2Reg3)
31     begin
32         case (Mem2Reg3)
33             1'b0 : Write_Data=Y2;
34             1'b1 : Write_Data=W;
35         endcase
36     end
37     endmodule
```

MUXPC_2x1

```

1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 17.04.2023 23:55:18
7 // Design Name:
8 // Module Name: MUXPC_2x1
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23
24 module MUXPC_2x1(
25     input [31:0] Out,
26     input [31:0] X,
27     input [31:0] B_Addr,
28     input [1:0] PCsrc,
29     output reg [31:0] Z
30 );
31
32     always@(Out,X,B_Addr,PCsrc)
33     begin
34         case (PCsrc)
35             2'b00 : Z=Out;
36             2'b01 : Z=X;
37             2'b10 : Z=B_Addr;
38         endcase
39     end
40 endmodule
41
42

```

PC_Adder

```

1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 17.04.2023 23:58:25
7 // Design Name:
8 // Module Name: PC_Adder
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module PC_Adder(
24     input [31:0] PC,
25     output [31:0] Out
26 );
27     assign Out=PC+4;
28 endmodule

```

PC

```
1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 17.04.2023 23:57:12
7 // Design Name:
8 // Module Name: PC
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module PC(
24     input [31:0] Z,
25     input Reset,
26     input Clk,
27     input PC_Write,
28     output reg [31:0] PC
29 );
30
31     always@(posedge Clk,negedge Reset,negedge PC_Write)
32     begin
33         if (Reset==0)
34             PC=0;
35         else
36             begin
37                 if (PC_Write==0)
38                     PC<=PC;
39                 else
40                     PC=Z;
41             end
42         end
43     endmodule
```

pipeline

```
1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 17.04.2023 17:51:28
7 // Design Name:
8 // Module Name: pipeline
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module pipeline(
24     input Clk,
25     input Reset
26 );
27     wire [31:0] Instruction_code;
28     wire [31:0] Instruction_code1;
29     wire [4:0] Temp;
30     wire [4:0] Temp1;
31     wire [31:0] PC;
32     wire [4:0] Read_Reg_Num1;
33     wire [4:0] Read_Reg_Num2;
34     wire [4:0] Write_Reg_Num;
35     wire [31:0] Read_Data1;
36     wire [31:0] Read_Data2;
37     wire [31:0] Read_Data;
38     wire [31:0] Data1;
39     wire [31:0] Data2;
40     wire [31:0] Data3;
41     wire [31:0] W;
42     wire [4:0] Num1;
43     wire [4:0] Num2;
44     wire [31:0] A1;
45     wire [31:0] B1;
46     wire [31:0] B2;
47     wire [31:0] Write_Data;
48     wire [4:0] Dest_Reg_Num;
49     wire [4:0] Dest_Reg_Num1;
50     wire [6:0] Opcode;
51     wire [11:0] Immediate;
52     wire [11:0] Immediate1;
53     wire [11:0] Immediate2;
54     wire [11:0] Immediate3;
55     wire [31:0] SgnEx;
56     wire [31:0] SignEx;
```

```

55      wire [31:0] SgnEx;
56      wire [31:0] Sign_Ex;
57      wire [31:0] Sign_Ex1;
58      wire [2:0] ALU_Opcode;
59      wire [2:0] ALU_Op;
60      wire [2:0] ALU_Op1;
61      wire ALUsrc;
62      wire ALUsrc1;
63      wire [1:0] PCsrc;
64      wire RegWrite;
65      wire RegWrite1;
66      wire RegWrite2;
67      wire RegWrite3;
68      wire [1:0] Fwd_Rs;
69      wire [1:0] Fwd_Rd;
70      wire [1:0] Fwd_Rs1;
71      wire [1:0] Fwd_Rd1;
72      wire Zero;
73      wire [31:0] ALU_Result;
74      wire [31:0] Y;
75      wire [31:0] X;
76      wire [31:0] Out;
77      wire [31:0] Out1;
78      wire [31:0] Z;
79      wire [2:0] F3;
80      wire [1:0] F7;
81      wire [31:0] Y1;
82      wire [31:0] Y2;
83      wire [4:0] Dest_Reg_Num2;
84      wire MemRead;
85      wire MemWrite;
86      wire MemRead1;
87      wire MemWrite1;
88      wire MemRead2;
89      wire MemWrite2;
90      wire Mem2Reg;
91      wire Mem2Reg1;
92      wire Mem2Reg2;
93      wire Mem2Reg3;
94      wire ImmSrc;
95      wire Cntsrc;
96      wire PC_Write;
97      wire IF_Write;
98      wire IF_Flush;
99      wire [1:0] Shift_2;
100     wire [31:0] B_Addr;
101     wire Flag;
102     wire [31:0] Read_1;
103     wire [31:0] Read_2;
104
105    MUXPC_2x1 M1(Out,X,B_Addr,PCsrc,Z);           //Selecting Whether PC+4 or Branch Address or Jump Address
106    PC A15(Z,Reset,Clk,PC_Write,PC);               //Updating of address of PC according to Instruction
107    Instruction_Memory A14(PC,Reset,Instruction_code); //Gives Instruction_code as output for processor implementation
108    Address_Cal A13(Instruction_code,IF_Flush,PC,X,PCsrc); //For giving value for PCsrc and Jump address
109    PC_Adder A16(PC,Out);                         //Calculate next address of PC i.e PC+4
110
111    Stall_Unit A44(MemRead1,MemRead2,Dest_Reg_Num1,Dest_Reg_Num2,Read_Reg_Num1,Read_Reg_Num2,RegWrite1,ALU_Opcode,Cntsrc,PC_Write,IF_Write);

```

```

111  IF_ID_Reg F2(Clk,Reset,Instruction_code,IF_Write,PC,IF_Flush,Instruction_code1,Read_Reg_Num1,Read_Reg_Num2,Dest_Reg_Num,Immediate1,Immediate2,Immediate3,Opcde
112  Main_Control A3(Opcode,Cntsrc,ALU_Opcode,ALUsrc,RegWrite,MemRead,MemWrite,Mem2Reg,ImmSrc);           //Control signals for MUX,ALU,Data Memory
113  MuxImm_2x1 A33(Immediate1,Immediate2,ImmSrc,Immediate);
114  Sign_Ex A4(Immediate,Immediate3,SgnEx,SignEx);          //For extending to 32-bit
115  Reg_File A5(Reset,Read_Reg_Num1,Read_Reg_Num2,Write_Reg_Num,Write_Data,RegWrite3,Read_1,Read_2);
116  Mux_Rs1_3x1 A68(Read_1,Y1,W,Fwd_Rs1,Read_Data1);
117  Mux_Rd1_3x1 A67(Read_2,Y1,W,Fwd_Rd1,Read_Data2);
118  ID_EX_Reg A6(Clk,Reset,Read_Data1,Read_Data2,Dest_Reg_Num,SignEx,Read_Reg_Num1,Read_Reg_Num2,ALU_Opcode,ALUsrc,RegWrite,Tmp,MemRead,MemWrite,Mem2Reg,Data1,Data2);
119  ALU A7(A1,B2,ALU_Op,Tmp1,Zero,ALU_Result);
120  Mux_2x1 A8(B1,Sign_Ex1,ALUsrc1,B2);                  // Select between Addition and Immediate Instruction
121  Forward_Unit A10(Write_Reg_Num,Dest_Reg_Num2,RegWrite2,RegWrite3,Read_Reg_Num1,Read_Reg_Num2,Num1,Num2,ALU_Opcode,MemRead2,MemRead3,Fwd_Rs,Fwd_Rd,Fwd_Rs1,Fwd_Rd1);
122  MuxA_3x1 A11(Data1,Y1,Write_Data,Fwd_Rs,A1);        //Select whether forwarded Data or Nominal data
123  MuxB_3x1 A12(Data2,Y1,Fwd_Rd,Write_Data,B1);
124  EX_Mem_Reg A20(Clk,Reset,ALU_Result,Dest_Reg_Num1,ALU_Op,RegWrite1,B1,MemRead1,MemWrite1,Mem2Reg1,Y1,Dest_Reg_Num2,ALU_Op1,RegWrite2,Data3,MemRead2,MemWrite2,MemRead3);
125  Data_Memory A21(Reset,Y1,Data3,MemRead2,MemWrite2,Read_Data);
126  Mem_WB_Reg A22(Clk,Reset,Read_Data,Dest_Reg_Num2,Y1,Mem2Reg2,RegWrite2,W,Write_Reg_Num,Y2,Mem2Reg3,RegWrite3);
127  MuxMem_2x1 A23(W,Y2,Mem2Reg3,Write_Data);
128  Branch_Cal A66(Out1,SgnEx,B_Addr);
129  Branch_Comparator A77(Read_Data1,Read_Data2,Opcode,IF_Flush);
130
131  endmodule

```

Reg_File

```

1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 17.04.2023 17:54:59
7 // Design Name:
8 // Module Name: Reg_File
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //
21
22 module Reg_File(
23   input Reset,
24   input [4:0] Read_Reg_Num1,
25   input [4:0] Read_Reg_Num2,
26   input [4:0] Write_Reg_Num,
27   input [31:0] Write_Data,
28   input RegWrite3,
29   output [31:0] Read_1,
30   output [31:0] Read_2
31 );
32 reg [31:0] RegMem [31:0];
33
34 begin
35   assign Read_1=RegMem[Read_Reg_Num1];
36   assign Read_2=RegMem[Read_Reg_Num2];
37
38   always@(RegWrite3,Write_Data,Write_Reg_Num)
39   begin
40     if (RegWrite3==1)
41       RegMem[Write_Reg_Num]=Write_Data;
42   end
43
44   always@(negedge Reset)
45   begin
46     if (Reset==0)
47     begin
48       RegMem [0]=32'h0;
49       RegMem [1]=32'h00000001;
50       RegMem [2]=32'h00000002;
51       RegMem [3]=32'h00000003;
52       RegMem [4]=32'h00000004;
53       RegMem [5]=32'h00000005;
54       RegMem [6]=32'h00000006;
55       RegMem [7]=32'h00000007;
56       RegMem [8]=32'h00000008;
57       RegMem [9]=32'h00000009;
58       RegMem [10]=32'h0000000A;
59       RegMem [11]=32'h00000002;
60       RegMem [12]=32'h0000000C;
61       RegMem [13]=32'h0000000D;
62       RegMem [14]=32'h0000000E;
63       RegMem [15]=32'h0000000F;
64       RegMem [16]=32'h00000010;
65       RegMem [17]=32'h00000011;
66       RegMem [18]=32'h00000012;
67       RegMem [19]=32'h00000013;
68       RegMem [20]=32'h00000014;
69       RegMem [21]=32'h00000015;
70       RegMem [22]=32'h00000016;
71       RegMem [23]=32'h00000017;
72       RegMem [24]=32'h00000018;
73       RegMem [25]=32'h00000019;
74       RegMem [26]=32'h0000001A;
75       RegMem [27]=32'h0000001B;
76       RegMem [28]=32'h0000001C;
77       RegMem [29]=32'h0000001D;
78       RegMem [30]=32'h0000001E;
79       RegMem [31]=32'h0000001F;
80     end
81   end
82 endmodule

```

Sign_Ex

```

1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 18.04.2023 00:10:00
7 // Design Name:
8 // Module Name: Sign_Ex
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22 module Sign_Ex(
23     input [11:0] Immediate,
24     input [11:0] Immediate3,
25     output [31:0] SgnEx,
26     output [31:0] SignEx
27 );
28     wire [11:0] Shift_2;
29     assign Shift_2=Immediate3<<2;
30     assign SgnEx={{20{Shift_2[11]}},Shift_2};
31     assign SignEx={{20{Immediate[11]}},Immediate};
32
33 endmodule

```

Stall_Unit


```

23 module Stall_Unit(
24     input MemRead1,
25     input MemRead2,
26     input [4:0] Dest_Reg_Num1,
27     input [4:0] Dest_Reg_Num2,
28     input [4:0] Read_Reg_Num1,
29     input [4:0] Read_Reg_Num2,
30     input RegWrite1,
31     input [2:0] ALU_Opcode,
32     output reg Cntsrc,
33     output reg PC_Write,
34     output reg IF_Write
35 );
36
37     always@(MemRead1,MemRead2,ALU_Opcode,Dest_Reg_Num1,Dest_Reg_Num2,RegWrite1,Read_Reg_Num1,Read_Reg_Num2,RegWrite1)
38     begin
39         if ((MemRead1==1)&&((Dest_Reg_Num1==Read_Reg_Num1)|| (Dest_Reg_Num1==Read_Reg_Num2)))
40             begin
41                 Cntsrc=0;
42                 PC_Write=0;
43                 IF_Write=0;
44             end
45         else if ((MemRead2==1)&&(ALU_Opcode==3'b110)&&((Dest_Reg_Num2==Read_Reg_Num1)|| (Dest_Reg_Num2==Read_Reg_Num2)))
46             begin
47                 Cntsrc=0;
48                 PC_Write=0;
49                 IF_Write=0;
50             end
51         else if ((RegWrite1==1)&&(ALU_Opcode==3'b110)&&((Dest_Reg_Num1==Read_Reg_Num1)|| (Dest_Reg_Num1==Read_Reg_Num2)))
52             begin
53                 Cntsrc=0;
54                 PC_Write=0;
55                 IF_Write=0;
56             end
57         else
58             begin
59                 Cntsrc=1;
60                 PC_Write=1;
61                 IF_Write=1;
62             end
63         end
64     endmodule

```

OUTPUT WAVEFORMS

Here we are displaying the output waveform for the Register File, Data memory and the immediate and Jump address.



Acknowledgements:

Our team would like to state that the project was made while learning from the internet and we also took help to write the code from our batchmate Anas Khan - 2019B5AA0896H.