Computer Architecture Assignment-1

Group -19

Tanvi Behra 2019B5A80989H Adithya K 2019B4A80926H Ayaz Hussain 2019B5A81108H

- MIPS Single Cycle Datapath in Verilog
- Testing the circuit with R-format instruction.

Codes:

Module Alu_add.v

Module alu_control.v

```
timescale 1ns / 1ps
     module alu_control (aluop, func, alu_select);
      input [1:0]aluop;
      input [5:0]func;
      output reg [4:0] alu_select; //AINV,BINV,MuxSelects 2;
      always@(aluop or func)
      begin
            if (aluop==2'b10) begin
                     case(func)
                             6'b100000: alu_select=4'b0010; //add
                             6'b100010: alu_select=4'b0110; //sub
                             6'b100100: alu_select=4'b0000; //AND
                             6'b100101: alu_select=4'b0001; //OR
                             6'b100110: alu_select=4'b1100; //NOR
                             6'b100111: alu_select=4'b1101; //NAND
                             6'b101010: alu_select=4'b0111; //SLT
                             default: alu_select=4'b0000;
                     endcase
                     end
               else begin
                     if(aluop==2'b00)
                                         alu_select=4'b0010;
                                                                //add for LW,SW
                     else if (aluop==2'b01) alu_select=4'b0110; //sub for Beg
                    end
25
      end
      endmodule
```

Module alu.v

```
timescale 1ns / 1ps
        module alu_1_bit (A, B, CIN, LESS, AINV, BINV, Opr, RESULT, COUT, ADD_R);
        input A, B, CIN, LESS, AINV, BINV;
input [1:0] Opr;
output RESULT, ADD_R, COUT;
        reg RESULT, COUT, ADD_R;
        always @(*)
                begin : combinational_logic
                reg RESULT_AND, RESULT_OR, RESULT_ADD_SUB, RESULT_SLT;
reg Am, Bm; // Am is the A at the output of the mux controlled by AINV; Similarly Bm
                                       ~A : A ;
~B : B ;
                  Am = AINV ?
                  Bm = BINV ?
19
20
21
22
23
24
                  RESULT_AND =
                                       Am & Bm ;
                  RESULT_OR = Am | Bm;
                  ALSOLI_ON = AM | BM ;

ADD_R = (Am ^ Bm ^ CIN) | (Am&Bm&CIN) ;

RESULT_ADD_SUB = ADD_R;

RESULT_SLT = LESS;
                  COUT = ((Am & Bm) | (Bm & CIN) | (CIN & Am))
                   case (Opr)
                                  RESULT = RESULT_AND;
                                  RESULT = RESULT_OR;
                                   RESULT = RESULT_ADD_SUB;
                                   RESULT = RESULT_SLT;
                                  end
        endmodule //alu_1_bit
```

```
module alu(A, B, AINV, BNEG, Opr, RESULT, OVERFLOW, ZERO, COUT);
           input [31:0] A, B;
           input AINV, BNEG;
           input [1:0] Opr;
           output[31:0] RESULT;
           output OVERFLOW, ZERO, COUT;
           wire COUT1, COUT2, COUT3, COUT4, COUT5, COUT6, COUT7, COUT8, COUT9, COUT10, COUT11, COUT12, COUT13, COUT1
COUT17, COUT18, COUT19, COUT20, COUT21, COUT22, COUT23, COUT24, COUT25, COUT26,
                 COUT27, COUT28, COUT29, COUT30, COUT31, COUT32;
           wire BINV, SET, LESS_0,CIN;
wire [31:0] ADD_R;
           assign BINV = BNEG;
           assign CIN = BNEG;
           assign COUT = COUT32;
           assign OVERFLOW = COUT32 ^ COUT31;
           assign SET = ADD_R[31];
           assign LESS_0 = OVERFLOW ? ~ SET : SET;
           assign ZER0 = (RESULT==0)?1:0;
           // module alu_1_bit (A, B, CIN, LESS, AINV, BINV, Opr, RESULT, COUT, ADD_R);
           alu_1_bit alu0 (A[0], B[0], CIN, LESS_0, AINV, BINV, Opr, RESULT[0], COUT1, ADD_R[0]);
           alu_1_bit alu1 (A[1], B[1], COUT1, 1'b0, AINV, BINV, Opr, RESULT[1], COUT2, ADD_R[1]);
          alu_1_bit alu2 (A[2], B[2], COUT2, 1'b0, AINV, BINV, Opr, RESULT[2], COUT3, ADD_R[2]); alu_1_bit alu3 (A[3], B[3], COUT3, 1'b0, AINV, BINV, Opr, RESULT[3], COUT4, ADD_R[3]); alu_1_bit alu4 (A[4], B[4], COUT4, 1'b0, AINV, BINV, Opr, RESULT[4], COUT5, ADD_R[4]);
           alu_1_bit alu5 (A[5], B[5], COUT5, 1'b0, AINV, BINV, Opr, RESULT[5], COUT6, ADD_R[5]);
          alu_1_bit alu6 (A[6], B[6], COUT6, 1'b0, AINV, BINV, Opr, RESULT[6], COUT7, ADD_R[6]); alu_1_bit alu7 (A[7], B[7], COUT7, 1'b0, AINV, BINV, Opr, RESULT[7], COUT7, ADD_R[7]); alu_1_bit alu8 (A[8], B[8], COUT8, 1'b0, AINV, BINV, Opr, RESULT[8], COUT9, ADD_R[8]);
           alu_1_bit alu9 (A[9], B[9], COUT9, 1'b0, AINV, BINV, Opr, RESULT[9], COUT10, ADD_R[9]);
          alu_1_bit alu10 (A[10], B[10], COUT10, 1'b0, AINV, BINV, Opr, RESULT[10], COUT11, ADD_R[10]);
alu_1_bit alu11 (A[11], B[11], COUT11, 1'b0, AINV, BINV, Opr, RESULT[11], COUT12, ADD_R[11]);
alu_1_bit alu12 (A[12], B[12], COUT12, 1'b0, AINV, BINV, Opr, RESULT[12], COUT13, ADD_R[12]);
           alu_1_bit alu13 (A[13], B[13], COUT13, 1'b0, AINV, BINV, Opr, RESULT[13], COUT14, ADD_R[13]);
          alu_1_bit alu14 (A[14], B[14], COUT14, 1'b0, AINV, BINV, Opr, RESULT[14], COUT15, ADD_R[14]); alu_1_bit alu15 (A[15], B[15], COUT15, 1'b0, AINV, BINV, Opr, RESULT[15], COUT16, ADD_R[15]); alu_1_bit alu16 (A[16], B[16], COUT16, 1'b0, AINV, BINV, Opr, RESULT[16], COUT17, ADD_R[16]);
           alu_1_bit alu17 (A[17], B[17], COUT17, 1'b0, AINV, BINV, Opr, RESULT[17], COUT18, ADD_R[17]);
           alu_1_bit alu18 (A[18], B[18], COUT18, 1'b0, AINV, BINV, Opr, RESULT[18], COUT19, ADD_R[18]); alu_1_bit alu19 (A[19], B[19], COUT19, 1'b0, AINV, BINV, Opr, RESULT[19], COUT20, ADD_R[19]);
           alu_1_bit alu20 (A[20], B[20], COUT20, 1'b0, AINV, BINV, Opr, RESULT[20], COUT21, ADD_R[20]);
           alu_1_bit alu21 (A[21], B[21], COUT21, 1'b0, AINV, BINV, Opr, RESULT[21], COUT22, ADD_R[21]);
100
           atu_1_bit alu22 (A[22], B[22], COUT22, 1'b0, AINV, BINV, Opr, RESULT[22], COUT23, ADD_R[22]); alu_1_bit alu23 (A[23], B[23], COUT23, 1'b0, AINV, BINV, Opr, RESULT[23], COUT24, ADD_R[23]); alu_1_bit alu24 (A[24], B[24], COUT24, 1'b0, AINV, BINV, Opr, RESULT[24], COUT25, ADD_R[24]); alu_1_bit alu24 (A[24], B[25], COUT25, 1'b0, AINV, BINV, Opr, RESULT[25], COUT26, ADD_R[25]);
104
           alu_1_bit alu26 (A[26], B[26], COUT26, 1'b0, AINV, BINV, Opr, RESULT[26], COUT27, ADD_R[26]);
           alu_1_bit alu27 (A[27], B[27], COUT27, 1'b0, AINV, BINV, Opr, RESULT[27], COUT28, ADD_R[27]);
```

```
alu_1_bit alu20 (A[20], B[20], COUT20, 1'b0, AINV, BINV, Opr, RESULT[20], COUT21, ADD_R[20]);
alu_1_bit alu21 (A[21], B[21], COUT21, 1'b0, AINV, BINV, Opr, RESULT[21], COUT22, ADD_R[21]);
alu_1_bit alu22 (A[22], B[22], COUT22, 1'b0, AINV, BINV, Opr, RESULT[22], COUT23, ADD_R[22]);
alu_1_bit alu23 (A[23], B[23], COUT23, 1'b0, AINV, BINV, Opr, RESULT[23], COUT24, ADD_R[23]);
alu_1_bit alu24 (A[24], B[24], COUT24, 1'b0, AINV, BINV, Opr, RESULT[24], COUT25, ADD_R[24]);
alu_1_bit alu25 (A[25], B[25], COUT25, 1'b0, AINV, BINV, Opr, RESULT[25], COUT26, ADD_R[25]);
alu_1_bit alu26 (A[26], B[26], COUT26, 1'b0, AINV, BINV, Opr, RESULT[26], COUT27, ADD_R[26]);
alu_1_bit alu27 (A[27], B[27], COUT27, 1'b0, AINV, BINV, Opr, RESULT[27], COUT28, ADD_R[27]);
alu_1_bit alu28 (A[28], B[28], COUT28, 1'b0, AINV, BINV, Opr, RESULT[28], COUT29, ADD_R[28]);
alu_1_bit alu29 (A[29], B[29], COUT29, 1'b0, AINV, BINV, Opr, RESULT[29], COUT30, ADD_R[29]);
alu_1_bit alu30 (A[30], B[30], COUT30, 1'b0, AINV, BINV, Opr, RESULT[30], COUT31, ADD_R[30]);
alu_1_bit alu31 (A[31], B[31], COUT31, 1'b0, AINV, BINV, Opr, RESULT[31], COUT32, ADD_R[31]);
alu_1_bit alu31 (A[31], B[31], COUT31, 1'b0, AINV, BINV, Opr, RESULT[31], COUT32, ADD_R[31]);
alu_1_bit alu31 (A[31], B[31], COUT31, 1'b0, AINV, BINV, Opr, RESULT[31], COUT32, ADD_R[31]);
alu_1_bit alu31 (A[31], B[31], COUT31, 1'b0, AINV, BINV, Opr, RESULT[31], COUT32, ADD_R[31]);
alu_1_bit alu31 (A[31], B[31], COUT31, 1'b0, AINV, BINV, Opr, RESULT[31], COUT32, ADD_R[31]);
alu_1_bit alu31 (A[31], B[31], COUT31, 1'b0, AINV, BINV, Opr, RESULT[31], COUT32, ADD_R[31]);
alu_1_bit alu31 (A[31], B[31], COUT31, 1'b0, AINV, BINV, Opr, RESULT[31], COUT32, ADD_R[31]);
alu_1_bit alu31 (A[31], B[31], COUT31, 1'b0, AINV, BINV, Opr, RESULT[31], COUT32, ADD_R[31]);
alu_1_bit alu31 (A[31], B[31], COUT31, AINV, BINV, Opr, RESULT[31], COUT32, ADD_R[31]);
alu_1_bit alu31 (A[31], BIND, Opr, RESULT[31], COUT32, ADD_R[31]);
alu_1_bit alu31 (A[31], BIND, Opr, RESULT[31], COUT32, ADD_R[31]);
alu_1_bit alu31 (A[31], BIND, Opr, AIN
```

Module control_unit.v

```
`timescale 1ns / 1ps
module control_unit(opcode, regdist, jump, branch, memread, memwrite, memtoreg,alusrc,regwrite, aluop );
input [5:0] opcode;
output reg regdist, jump, branch, memread, memwrite, memtoreg, alusrc, regwrite;
output reg [1:0]aluop;
always@(opcode)
begin
    case (opcode)
    6'b000_000: begin
                                                        //R- TYPE instructions
        regdist=1; jump=0; branch=0; memread=0;
        memwrite=0; memtoreg=0; alusrc=0; regwrite=1;
        aluop=2'b10;
    6'b100_011: begin
                                                         //LW instruction - LOAD
       regdist=0; jump=0; branch=0; memread=1;
        memwrite=0; memtoreg=1; alusrc=1; regwrite=1;
        aluop=2'b00;
                end
    6'b101_011: begin
                                                        //SW instruction - STORE
        regdist=0; jump=0; branch=0; memread=0;
        memwrite=1; memtoreg=0; alusrc=1; regwrite=0;
        aluop=2'b00;
                 end
    6'b000_100: begin
                                                        //BEQ instruction - Branch if equal
        regdist=0; jump=0; branch=1; memread=0;
        memwrite=0; memtoreg=0; alusrc=0; regwrite=0;
        aluop=2'b01;
    6'b000_010: begin
                                                        //JUMP instruction - j target address
        regdist=0; jump=1; branch=0; memread=0;
        memwrite=0; memtoreg=0; alusrc=0; regwrite=0;
        aluop=2'b00;
                 end
    default:
        regdist=0; jump=0; branch=0; memread=0;
        memwrite=0; memtoreg=0; alusrc=0; regwrite=0;
        aluop=2'b00;
    endcase
end
endmodule
```

Module data_memory.v

```
`timescale 1ns / 1ps
      module data_memory(clk,reset,add,write_data,read_data,memwrite,memread);
      input clk,reset,memwrite,memread;
      input [31:0]add;
      input [31:0]write_data;
      output [31:0]read_data;
      reg [31:0] DMemory [31:0]; //can be extended to 2 power 32-1:0
      integer k;
      wire [31:0] shifted_addr;
      //assign shifted_addr={add[31:2],2'b0};
      assign shifted_addr=add[31:2];
      assign read_data = (memread) ? DMemory[add] : 32'bx;
      always @(posedge clk or posedge reset)
         begin
             if (reset == 1)
                 begin
                     for (k=0; k<64; k=k+1) begin
                         DMemory[k] = 32'b0;
                 DMemory[0]=32'b0000_0000_0000_0000_0000_0000_0000;
                 DMemory[1]=32'b0000_0000_0000_0000_0000_1010_0101;
                 DMemory[2]=32'b0000_0000_0000_0000_0000_0000_0001;
                 DMemory[3]=32'b0000_0000_0000_0000_0000_0000_0000;
                 DMemory[4]=32'b0000_0000_0000_0000_0000_0000_00011;
                 DMemory[5]=32'b0000_0000_0000_0000_0000_0000_0100;
                 end
29
             else
30
                 if (memwrite) DMemory[add] = write_data;
         end
      endmodule
```

Module instruction_mem.v

```
timescale 1ns / 1ps
module instruction_mem(read_add, instruction, reset);
input reset;
input [31:0] read_add;
output [31:0] instruction;
reg [31:0] Imemory [31:0]; //can be upto 2 power 32-1 : 0 as well
integer k;
wire [31:0] abs_read_add;
//assign abs_read_add={read_add[31:2],2'b0};
assign abs read add={read add[31:2]};
assign instruction = Imemory[abs_read_add];
always@(posedge reset)
begin
                          for (k=0; k<1023; k=k+1) begin
                                     Imemory [k] = 32'b0;
Imemory[0]=32'b000000_00001_00010_00011_00000_100100;
Imemory[1]=32'b000000_00001_00010_00100_00000_100101;
Imemory[2]=32'b000000_00001_00010_00101_00000_100110;
Imemory[3]=32'b000000_00001_00010_00110_00000_100111;
Image: The control of the contr
                                                                                                                                                                                          //RTYPE - SUB
                                                                                                                                                                                          //RTYPE - SLT SLT $9, $1, $2;
Imemory[7]=32'b000000_00010_00001_01010_00000_101010;
Imemory[8]=32'b100011_00000_01011_00000000_00000100;
                                                                                                                                                                                        //ITYPE - LW
                                                                                                                                                                                                                                     lw $11, 0004($0);
Imemory[9]=32'b101011_00000_01011_00000000_00000100;
                                                                                                                                                                                                                                     sw $11, 0004($0);
end
endmodule
```

Module mux32bit.v

Module program_counter.v

```
`timescale 1ns / 1ps
 1
2
      module program_counter(clk, reset, PC_in, PC_out);
3
      input clk, reset;
4
      input [31:0] PC_in;
5
      output reg [31:0] PC_out;
6
      always @ (posedge clk, posedge reset)
          begin if(reset==1)
8
9
                        PC_out<=0;
                   else
10
                        PC out <= PC in;
11
12
          end
      endmodule
13
```

Module Register file.v

```
`timescale 1ns / 1ps
         module register_file(read_add_1, read_add_2, write_add, write_data, read_data_1, read_data_2, reg_write, clk, reset);
         input [4:0] read_add_1;
input [4:0] read_add_2;
input [4:0] write_add;
         input [31:0]write_data;
         output [31:0] read_data_1;
output [31:0] read_data_2;
         input reg_write,clk,reset;
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
         reg [31:0] registers [31:0];
         integer k;
         assign read_data_1=registers[read_add_1];
         assign read_data_2=registers[read_add_2];
         always@(posedge clk, posedge reset)
                      if (reset==1'b1)
                            for (k=0; k<32; k=k+1)
                                 registers[k] = 32'b0;
                           redisters[0]=32'b0000_0000_0000_0000_0000_0000_0000;
registers[1]=32'b0000_0000_0000_0000_0000_0000_0000;
registers[1]=32'b0000_0000_0000_0000_0000_0101_0101;
registers[2]=32'b1111_1111_1111_1111_1111_0101_1010;
                     else if (reg_write == 1'b1) registers[write_add] = write_data;
```

Module shift_left2_branch.v

Module shift_left2_jump.v

```
input [25:0] add_in;
output [27:0] add_out;
assign add_out[27:0]={add_in[25:0],2'b00};
endmodule
```

Module sign_extend.v

```
1  | `timescale 1ns / 1ps
2
3
4     module sign_extend(sign_in, sign_out);
5     input [15:0] sign_in;
6     output [31:0] sign_out;
7     assign sign_out[15:0]=sign_in[15:0];
8     assign sign_out[31:16]=sign_in[15]?16'b1111_1111_1111_1111:16'b0;
9     endmodule
```

Module single cycle cpu.v

```
`timescale 1ns / 1ps
module SingleCycleCPU(clk, reset);
input clk,reset;
                            //next address accessing the Instructions
//address accessing the instruction in this cycle
wire [31:0]PC_next;
wire [31:0]PC;
wire [31:0]Instruction;
wire [31:0]write_addr;
wire [31:0]write_data;
wire [31:0]reg_data1,reg_data2; //data from DM registers
//CPU CU signals
wire [31:0]extendedfield; //when 16bit is extended, this is used.
wire [31:0]alusource2; //ALU'2 32 bit input - selected from reg_data2 or extendedfield
wire [31:0]aluresult;
wire overflow_detect,cout;
wire zero;
wire [31:0]dm_readdata;
wire [31:0]PC_4;
                                //read data from the Data Memory
wire [31:0]offsetadd;
wire [31:0]addjump;
                   wire [31:0]PC_J;
wire [27:0]jumpaddP;
program_counter
instruction_mem
mux_32bit
register_file
sian extend
mux_32bit
alu
data memory
mux_32bit
control_unit
alu_add
shift_left2_branch
alu_add
mux_32bit
shift_left2_jump
mux_32bit
endmodule
```

TESTBENCH

Module singlecyclecpu.v

```
timescale 1ns / 1ps
      `include "SingleCycleCPU.v"
      `include "alu add.v"
      `include "alu_control.v"
      `include "alu.v"
      `include "control_unit.v"
      `include "data_memory.v"
      `include "instruction_mem.v"
      `include "mux 32bit.v"
10
      `include "program_counter.v"
11
12
      `include "register_file.v"
      `include "shift_left2_branch.v"
13
      `include "shift_left2_jump.v"
      `include "sign_extend.v"
17
      //Tanvi Behra 2019B5A80989H
18
      //Adithya K
                      2019B4A80926H
      //Ayaz Hussain 2019B5A81108H
20
21
      module singlecyclecpu_tb( );
22
23
      reg clk,reset;
      SingleCycleCPU dut(clk, reset);
24
26
      initial
27
      begin
28
      clk=0;
      reset=0;
30
      #1 reset=1;
      #10 reset=0;
      #110 $finish;
33
      end
34
      always begin
35
       #5 clk=~clk;
36
       end
37
38
      initial begin
               $dumpfile("dump.vcd");
               $dumpvars(∅, dut);
40
          end
      endmodule
43
```

OUTPUT

