

Building a RIFFA 2.0 design with Vivado: Xilinx Virtex-7 VC707

Matt Jacobsen (mdjacobs@cs.ucsd.edu)

This is a step by step guide to building a RIFFA 2.0 reference design for a Xilinx Virtex-7 VC707 development board using Vivado. Though it is likely that this guide will work for other 7 Series based FPGA development boards.

[RIFFA 2.0](#) provides a simple to use interface for communicating between a workstation and FPGA cores. It uses a Xilinx PCIe Endpoint IP core to drive the transceivers. The PCIe Endpoint core for 7 Series FPGAs is the *7 Series Integrated Block for PCI Express*. This core is licensed by the Xilinx End User License Agreement and is provided with the Xilinx Vivado Design suite with no additional charge. A prebuilt design is provided and ready for download to your Xilinx VC707 board. Building your own RIFFA 2.0 design requires generating the PCIe Endpoint core and then merging it with the RIFFA 2.0 source HDL.

To create a RIFFA 2.0 design with Vivado:

1. Create a project in Xilinx Vivado.
2. Use Vivado to generate the PCIe Endpoint core.
3. Add the RIFFA 2.0 HDL as design sources.
4. Synthesize and implement.


Detailed instructions on how to do each step follow.

1. Create a project in Xilinx Vivado.

I expect you know how to create a new RTL based project in Vivado for your development board. So I won't provide step by step instructions.

2. Use Vivado to generate the PCIe Endpoint core.

Select IP Catalog and double click on the *7 Series Integrated Block for PCI Express* core. Version 2.1 is the latest production version of the core at the time of this writing.



This will begin customization of the IP. Unless otherwise described, the default values on each wizard screen should be left as they are presented.

On the first screen, set the desired lane width and link speed. RIFFA 2.0 supports a 32, 64, and 128 bit interface. So any lane width and link speed selection you make will be supported. You can use any interface frequency the options allow. The reference design expects the component name specified below. Leave the reference clock frequency set to 100 MHz. Set the Xilinx Development Board to VC707 and set Silicon Revision to GES and Production. Below are maximum theoretical bandwidths for PCIe 1.0 and PCIe 2.0 (for reference):

Gen1 (2.5 GT/s):

x1 = 250 MB/s
x2 = 500 MB/s
x4 = 1000 MB/s
x8 = 2000 MB/s

Gen2 (5.0 GT/s):

x1 = 500 MB/s
x2 = 1000 MB/s
x4 = 2000 MB/s
x8 = 4000 MB/s

Customize IP

7 Series Integrated Block for PCI Express (2.1)

Documentation IP Location Switch to Defaults

Component Name **vc707_pcie_x8_gen2**

Basic IDs BARS Core Capabilities Interrupts

Mode **Basic**

Device Port Type **PCI Express Endpoint device** Xilinx Development Board **VC707**

PCIe Block Location **X1Y0** Silicon Revision **GES and Production**

Number of Lanes
Lane Width **x8**

Maximum Link Speed
☐ 2.5 GT/s ☒ **5.0 GT/s**

AXI Interface Frequency
Frequency (MHz) **250**

AXI Interface Width
AXI Interface Width **128 bit**

Reference Clock Frequency (MHz) **100 MHz**

☒ Enable External Clocking Mode ☐ Enable Pipe Simulation

Tandem Configuration
☒ **None** ☐ Tandem PROM (Refer PG054) ☐ Tandem PCIe (Refer PG054)

OK Cancel

On this screen, make sure only Bar0 is selected and is set to a size of 1 KB.

Customize IP

7 Series Integrated Block for PCI Express (2.1)

Documentation IP Location Switch to Defaults

Component Name: `vc707_pcie_x8_gen2`

Basic IDs **BARs** Core Capabilities Interrupts

Base Address Registers (BARs) serve two purposes. Initially, they serve as a mechanism for the device to request blocks of address space in the system memory map. After the BIOS or OS determines what addresses to assign to the device, the Base Address Registers are programmed with addresses and the device uses this information to perform address decoding.

☒ **Bar0 Enabled**

Type: `Memory` ☐ 64 bit ☐ Prefetchable

Size Unit: `Kilobytes` Size Value: `1`

Value (Hex): `FFFFFFC00`

☐ Bar1 Enabled

Type: `N/A` ☐ 64 bit ☐ Prefetchable

Size Unit: `Kilobytes` Size Value: `2`

Value (Hex): `00000000`

☐ Bar2 Enabled

Type: `N/A` ☐ 64 bit ☐ Prefetchable

Size Unit: `Kilobytes` Size Value: `2`

Value (Hex): `00000000`

☐ Bar3 Enabled

Type: `N/A` ☐ 64 bit ☐ Prefetchable

Size Unit: `Kilobytes` Size Value: `2`

Value (Hex): `00000000`

☐ Bar4 Enabled

Type: `N/A` ☐ 64 bit ☐ Prefetchable

Size Unit: `Kilobytes` Size Value: `2`

Value (Hex): `00000000`

☐ Bar5 Enabled

Type: `N/A` ☐ Prefetchable

Size Unit: `Kilobytes` Size Value: `2`

Value (Hex): `00000000`

☐ Expansion Rom Enabled

Size: `2` `Kilobytes`

Value (Hex): `00000000`

OK Cancel

On this screen, set Performance Level to High. Additionally, set the Max Payload Size to the maximum value offered. These changes are not necessary for RIFFA 2.0 to function. They are required to achieve maximum performance.

Customize IP

7 Series Integrated Block for PCI Express (2.1)

Documentation IP Location Switch to Defaults

Component Name: vc707_pcie_x8_gen2

Basic IDs BARS **Core Capabilities** Interrupts

Capabilities Register

Capability Version (Hex): 2

Device Port / Type: PCI Express Endpoint device

☐ Slot Implemented

Capabilities Register (Hex): 0002

Device Capabilities Register

Max Payload Size: 256 bytes

Device Capabilities Register (Hex): 00000E01

BRAM Configuration Options

☐ Buffering Optimized for Bus Mastering Applications ☐ Finite Completions

Performance Level	Transmit TLPs Buffered	Receiver Buffer Size (bytes)	Posted Header/Data Credits	Non-posted Header/Data Credits	Completion Header/Data Credits	Total BRAMS Required
High	29	8192	32/181	12/24	36/205	4

☐ Disable Completion Timeout

Completion Timeout: Range B

Supported Ranges

Range A: 50µs to 10ms

Range B: 10ms to 250ms

Range C: 250ms to 4s

Range D: 4s to 64s

Device Capabilities 2 Register (Hex): 00000002

OK Cancel

Then complete the wizard and generate the core. When prompted with the following dialog, click Generate.

Generate Output Products


The following IP Output Products will be generated.

- vc707_pcie_x8_gen2.xci
 - Instantiation Template
 - Synthesis
 - Simulation
 - Examples


☐ Generate Synthesized Design Checkpoint (.dcp)

Generate Skip

In Vivado you must open the IP Example Design before you can use the PCIe Endpoint. This will create a new Vivado project with the PCIe Endpoint Example Design and open another Vivado instance with this new project.




When prompted, specify a location of your choosing for the new Vivado project.




3. Add the RIFFA 2.0 HDL as design sources.

The Example Application Vivado project will be your design project. Before adding the RIFFA 2.0 HDL files, you need to remove the existing example application HDL files. Select the following files and remove them from the project:


```
xilinx_pcie_2_1_ep_7x.v  
pcie_app_7x.v  
PIO.v  
PIO_EP.v  
PIO_EP_MEM_ACCESS.v  
EP_MEM.v  
PIO_RX_ENGINE.v  
PIO_TO_CTRL.v  
PIO_TX_ENGINE.v
```



Then add the RIFFA 2.0 HDL files to your project.




Be sure to add the `riffa_top_pcie_7x_v2_1.v` and `riffa_adapter_pcie_7x_v2_1.v` files from the board directory as well. Once all the files are added, be sure Copy sources into project is checked and click Finish.



4. Synthesize and implement.

Before you can synthesize, you need to make modifications to the .xdc constraints file as per XTP207. Add the following constraints:

```
set_property IOSTANDARD LVCMOS18 [get_ports emcclk]
set_property LOC AP37 [get_ports emcclk]
set_property BITSTREAM.CONFIG.BPI_SYNC_MODE Type1 [current_design]
set_property BITSTREAM.CONFIG.EXTMASTERCLK_EN div-1 [current_design]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
```



At this point, if you attempt to synthesize you'll encounter an error: `C_NUM_CHNL` is not defined. This is intentional. It is done to get you to open the RIFFA 2.0 adapter module file and edit it as needed. There are instructions in that file. However, all you need to do is uncomment the line that defines the `C_NUM_CHNL` parameter, set it to the number of channels you need (1-12), and you should be able to implement the design completely.

The adapter module instantiates a `chnl_tester` module for each channel. Sample user application software in the RIFFA 2.0 distribution can be used to send and receive data to/from the `chnl_tester` modules. The `chnl_tester` is meant to be an example. Your design will need to replace the `chnl_tester` modules with your own modules. You may also need to modify the `.xdc`, top level, and RIFFA adapter modules to bring in additional signals as dictated by your design.

That's it for the HDL design. See the RIFFA [website](#) to setup the driver and get started with software programming.