

Teaching Plan

FAKULTI TEKNOLOGI MAKLUMAT DAN KOMUNIKASI UNIVERSITI TEKNIKAL MALAYSIA MELAKA

COMPUTER ORGANIZATION AND ARCHITECTURE

DITS1133 SEMESTER 1 SESSION 2020/2021

DITS1133 COMPUTER ORGANIZATION AND ARCHITECTURE (3, 2, 2)

TYPE OF COURSE: C UPDATED: 23-08-2019

1.0 LEARNING OUTCOMES

Upon completion this course, students will be able to:

CLO 1: Explain the principles and techniques used in implementing a computer architecture and organization concept (C2).

CLO 2: Identify the concept of functional computer components and the detail interactions in computer systems (CTPS1).

CLO3: Assemble basic computer components and its architectural attributes, including instruction set and technique for addressing memory (P3).

2.0 SYNOPSIS

This subject provides a detail of computer system's functional components, their characteristics, their performance and their interactions including system bus, different types of memory and Input/Output and CPU, as well as practical implementations of the components. Besides, the architectural issues, such as instruction set design and data types, are covered. In addition to this, students are introduced to the increasingly important area of parallel organization.

3.0 PRE-REQUISITE

None

4.0 PRACTICAL

Students will be introduced to number representation and basic digital logic circuit. The knowledge will be used when students learned the programming technique of assembly language. In addition to this, students will be

introduced to computer system's component and then assembling the PC components.

5.0 REFERENCES

- [1] William Stallings, (2017). Computer Organization & Architecture, 10th Edition. Prentice Hall.
- [2] David A. Patterson and John L. Hennessy (2016). Computer Organization and Design: The Hardware / Software Interface, 5rd Edition. Morgan Kauffman.
- [3] Syarulnaziah, Zakiah, Marliza., Aslinda. Lab Module: Computer Organization and Architecture With MIPS Programming.
- [4] Linda Null and Julia Lobur (2016). The Essential of Computer Organization and Architecture, 4nd Edition. Jones & Bartletts Pub.
- [5] Carl Hamacher, Zvonko Vranesic, Safwat Zaky, (2016). Computer Organization, 6th Ed. McGraw Hill.
- [6] Irv Englander, (2016). The Architecture of Computer Hardware and System Software: An Information Technology Approach., 5rd Edition. John Wiley & Sons.

6.0 COURSE IMPLEMENTATION

- i. Lecture
 - 2 hours per week for 14 weeks (Total = 28 hours)
- ii. Laboratory Activities
 - 2 hours per week for 14 weeks (Total = 28 hours)

6.0 COURSE EVALUATION

Assessment Method	CLO 1 (C2)	CLO 2 (CTPS1)	CLO 3 (P3)
Lab exercise (5) = 25%		LA1-3 (15%)	LA2-LA5 (10%)
		CTPS1,PLO5	P3, PLO:3
Lab Test = 10%			LT1 (10%)
			P3, PLO:3
Quiz (4) = 20%	Q1-Q2 (10%)	Q3-Q4 (10%)	
	C2, PLO:1	CTPS1, PLO:5	
Mid Term = 15%	MT1 (15%)		
	C2, PLO:1		
Final assessment = 30%	FA (30%)		
	C2, PLO:1		
Total	55%	25%	20%

7.0 STUDENT LEARNING TIME (SLT)

			Guided Lea	rning Time					Independa	nt Learning					Assessm	ent Time		
Week	CLO	L	Т	P	0	L	Т	Р	0	F	Т	Α	0	F	Т	Α	0	SLT
W1	3	2		2		2	0	1		0	0	0	0					7
W2	1	2		2		2	0	1		0	0	0	0					7
W3	1	2		2		2	0	1		0	0	0	1				0.25	8.25
W4	1	2		2		2	0	1		0	0	0	0					7
W5	3	2		2		2	0	1		0	0	0	0					7
W6	2	2		2		2	0	1		0	4	0	1		1		0.25	13.25
W7	3	2		2		2	0	1		0	0	0	0					7
W8	2	2		2		2	0	1		0	0	0	0					7
W9	2	2		2		2	0	1		0	0	0	0					7
W10	1	2		2		2	0	1		0	0	0	1				0.25	8.25
W11	1	2		2		2	0	1		0	0	0	0					7
W12	1	2		2		2	0	1		0	0	0	0					7
W13	1	2		2		2	0	1		0	0	0	1				0.25	8.25
W14	1	2		2		2	0	1		0	4	0	0		1			12
>W14										0	6	0	0		1.5			7.5
Overall		28	0	28	0	28	0	14	0	0	14	0	4	0	3.5	0	1	120.5
				-	-	SLT Credit Equivalent 3.											3.0125	

9.0 DETAILED SYLLABUS AND TEACHING PLAN

Week	Contents	References	Delivery Methods
1	Lecture 1: Introduction to Computer, Introduction to Basic Electronics	[2] Chapter 1 Online source https://www.openlearning/courses/OSK	Online
	Lab 1: Assembling PC	[3] Lab 1	
2	Lecture 2: Arithmetic for Computers Number System Base, Number conversion (decimal, binary and hexadecimal)	[1] Chapter 3 [3] Lab 1	Online
	Lab 2: Disk formatting and partitioning		
3	Lecture 3: Arithmetic for Computers (Cont) Binary number operation (add, sub, multiply and divide), Hexadecimal number operation (add and sub).	[1] Chapter 3 [3] Lab 2	Online
	Lab 3: Number Systems & Operations (Cont) Negative number representation and conversion		
4	Lecture 4: The Basics of Logic Design	[1] Appendix C	Online

	Building Datapath (R and I-type) Lab 9: Assembly Language 2	[3] Lab 10	
9	Lab 8: Assembly Language 1 Load and store operations Lecture 9: The Processor	[3] Lab 9 [1] Chapter 4	Online
8	Lecture 8: The Processor CPU overview; Control unit; Intro to Datapath	[1] Chapter 4	Online
	Lab 7: Introduction to Microprocessor Implementation of assembly language addressing		
7	Lecture 7: Language of the Computers Assembly language Addressing modes (Register, Immediate, PC-relative, Base, Pseudo-direct); Addressing formats (R, I and J-Type)	[1] Chapter 2 [3] Lab 8	Online
	Lab 6: Introduction to Microprocessor Introduction to assembly language and simulations tool		
6	Lecture 6: Language of the Computers Instruction Sets, Type of operands (register, memory, immediate)	[1] Chapter 2 [3] Lab 7	Online
	Lab 5: Digital Logic – Combinational Circuit (Cont) Introduction of multimedia logic; Introduction to adder, multiplexer, decoder and SR flip flop.		
5	Lecture 5: The Basics of Logic Design (Cont) Karnaugh Map, Simplification of combinational circuit	[1] Appendix C [3] Lab 4 [3] Lab 5, 6	Online
	Lab 4: Digital Logic – Combinational Circuit 2's complement number operation (add and sub for positive and negative number)		
	Basic logic gates, combinational circuit, Boolean equation forms, Laws of Boolean Algebra	[3] Lab 3	

	Arithmetic operations (add, sub, mult)		
10	Lecture 10: Exploiting Memory Hierarchy Memory type; Principle of locality; Intro to cache mapping technique(direct, associative, set-associative); cache mapping example (direct mapping)	[1] Chapter 4 [3] Lab 11	Online
	Lab 10: Assembly Language		
	Logical operation (sll, ori, and)		
11	Lecture 11: Exploiting Memory Hierarchy RAM, Memory Module, SRAM,	[1] Chapter 5	Online
	DRAM, Introduction to ROM	[2] ab 44	
	Lab 11: Assembly Language	[3] Lab 11	
	Translating HLL code to assembly language (Syscall and if-else statement)		
12	Lecture 12: Exploiting Memory Hierarchy	[1] Chapter 5	Online
	Magnetic disc; Magnetic disc access,	[3] Lab 11	
	Lab 11: Assembly Language 5		
	Translating HLL code to assembly language (loop statement)		
13	Memory Hierarchy Intro to I/O; Bus type and	[4,5] Chapter 5	Online
	example; I/O management; RAID	[3] Lab 11	
	Lab 11: Assembly Language 6		
	Translating HLL code to assembly language (array statement)		
14	Lecture 14: Discussion		
	Lab Test		
15	Revision Week		

10.0 MATRIX OF LEARNING OUTCOMES

SUBJECT vs PROGRAM OUTCOME (PO)

			PR	OGRAM	OUTCO	OME (PC))		
Subject									
	PLO1	PLO2	PLO3	PLO4	PLO5	PLO6	PLO7	PLO8	
DITS 1133	X		X		X				

LEARNING OUTCOME (LO) vs PROGRAM OUTCOME (PO)

CLO			PR	OGRAM	OUTCO	OME (PO))		
	PLO1	PLO2	PLO3	PLO4	PLO5	PLO6	PLO7	PLO8	
CLO1	X								
CLO2					X				
CLO3			X						

LEARNING OUTCOME (CLO)

CLO1	Explain the principles and techniques used in implementing a computer architecture and organization concept (C2).
CLO2	Identify the concept of functional computer components and the detail interactions in computer systems (CTPS1).
CLO3	Assemble basic computer components and its architectural attributes, including instruction set and technique for addressing memory (P3).

											SO	FT SK	ILLS												•
Subjec t	C	commu	ınicatio	on skil	1	criti	cal thinki	ing & pro	blem solv	/ing	tea	am wo	rk		ifelong earning			prene skills		ethic profe	es&m ssion		16	eadersl skills	
	CS 1	CS 2	CS 3	CS 4	CS 5	CTPS	CTPS 2	CTPS 3	CTPS 4	CTP S5	TS 1	TS 2	TS 3	LL 1	LL 2	LL 3	ES 1	ES 2	ES 3	EM1	E M 2	EM3	L S 1	LS 2	LS 3
DITS 1133						X																			

LEARNING OUTCOME (LO) vs SOFT SKILLS

				()		I I DIXII																			
											SO	FT SK	ILLS												
CLO	(commu	ınicati	on skil	1	criti	cal thinki	ing & pro	blem solv	ing	tea	am wo	rk		ifelon; earnin		entre	prene skills			cs & m essiona		leadersl	hip s	kills
	CS 1	CS 2	CS 3	CS 4	CS 5	CTPS	CTPS 2	CTPS 3	CTPS 4	CTP S5	TS 1	TS 2	TS 3	LL 1	LL 2	LL 3	ES 1	ES 2	ES 3	EM 1	EM 2	EM 3	LS1	L S 2	LS 3
CLO1																									
CLO2						X																			
CLO3													·				·								

SUBJECT vs TAXONOMY

Subjec								,	Taxono	my								
Subjec		A	ffectiv	/e				Cogni	tive					Psy	chomo	otor		
t A1 A2 A3 A4 A5 C1 C2 C3 C4 C5										C6	P1	P2	P3	P4	P5	P6	P7	
DITS																		
1133						X	X					X	X	X				

LEARNING OUTCOME (LO) vs TAXONOMY

								,	Taxono	my								
CLO		A	ffectiv	/e				Cogni	tive					Psy	chomo	otor		
	A1	A2	A3	A4	A5	C1	C1 C2 C3 C4 C5 C6 P1 P2 P3 P4 P5 P6 F											P7
CLO1						X	X											
CLO2																		
CLO3												X	X	X				

TEACHING PLAN APPROVAL	
Prepared by;	Approved by;
Name: DR NURUL AZMA ZAKARIA	Dean/Deputy Dean (Academic)/HOD
Stamp:	Stamp:
Date: 9 October 2020	Date: 9 October 2020
TEACHING PLAN IMPLEMENTATION (MID SEMESTER BREAK)	
Comment :	
Checked by;	
Dean/Deputy Dean (Academic)/HOD	
Stamp:	Date:
TEACHING PLAN IMPLEMENTATION (WEEK 16)	
Comment :	
Checked by;	
Dean/Deputy Dean (Academic)/HOD	
Stamp:	Date: